

Model Name: P550QVN01.2

Issue Date: 2020/01/09

(*)Preliminary Specifications

()Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director CT Wu	Wu
Note		Reviewed By RD Director Young Yang	刷
		Reviewed By Project Leader Amelia Huang	12 /A
		Prepared By PM Ching YC Huang Ching	CHuang



Contents

1.	General Description	4
2.	Absolute Maximum Ratings	6
3.	Optical Specification	7
4.	Interface Specification	10
4.1	Input power	10
4.2	Input Connection	11
4.3	Input Data Format	12
	4.3.1 V by one color data mapping	12
	4.3.2 Color Input Data Reference	13
5.	Signal Timing Specification	14
5.1	Input Timing	14
5.1	.1 Timing table	14
5.2	Input interface characteristics	16
5.2	.1 V by one spec	16
5.3	Power Sequence for LCD	19
6.	Backlight Specification	20
6.1	Electrical specification	20
6.2	Input Pin Assignment	21
6.3	Power Sequence for Backlight	22
7 .	Mechanical Characteristics	23
8.	Reliability Test Items	26
9.	International Standard	27
9.1	Safety	27
9.2	EMC	27
10.	Packing	28
10.	1 Definition of Label	28
10.	2 Packing Methods	29
10.	•	
11.	Precautions	
11.	5	
	2. Operating Precautions	
11.	3. Operating Condition for Public Information Display	32
	4. Electrostatic Discharge Control	
	5. Precautions for Strong Light Exposure	
	6. Storage	
	7. Handling Precautions for Protection Film	
11.	8. Dust Resistance	33



Record of Revision

Version	Date	Page	Description
0.0	2019/07/31	All	First Version Released
0.1	2019/08/19	20	Modify Electrical specification
0.2	2019/11/15	11	LCD connector (Add 2 nd source)
	2019/11/15	15	Signal Timing Waveform
	2019/11/15	21	Input Pin Assignment
	2019/11/15	30	Pallet and Shipment Information
0.3	2020/01/09	20	Modify LED lifetime



1. General Description

This specification applies to the 55 inch Color TFT-LCD Module P550QVN01.2. This LCD module has a TFT active matrix type liquid crystal panel 3840 x 2160 pixels, and diagonal size of 55 inch. This module supports 3840 x 2160 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

P550QVN01.2 has been designed to apply the 0-bit 8 Lanes V-by-1 interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	55	inch	
Display Area	1209.6(H) x 680.4(V)	mm	
Outline Dimension	1235.6(H) x 706.4(V) x 25.5(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1216(H) x 686.8(V)	mm	
Display Colors	8bit + FRC (1.07 billion)	Colors	8 bit/10 bit selectable
Number of Pixels	3,840x2,160	Pixel	
Pixel Pitch	0.315 (H) x 0.315 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze = 2%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)



Portrait (Front view)





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2: Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50℃ Dry condition






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



D	O. made al		Values		1.1	Natas
Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR	3200	4000			1
Surface Luminance (White)	L _{WH}	360	450		cd/m ²	2
Luminance Variation	δwhite(9P)			1.33		3
Response Time (G to G)	Тү		8.5	16	ms	4
Color Gamut	NTSC		72		%	6
Color Coordinates						
Red	Rx		0.648			
	R _Y		0.334			
Green	Gx		0.308			
	G _Y	T 0.00	0.615	T 0.02		
Blue	Bx	Тур0.03	0.151	Тур.+0.03		
	By		0.061			
White	Wx		0.280			
	WY		0.290			
Viewing Angle						5
x axis, right(φ=0°)	θ_{r}		89		degree	
x axis, left(φ=180°)	θι		89		degree	
y axis, up(φ=90°)	θυ		89		degree	
y axis, down (φ=270°)	θ_{d}		89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as: δ_{WHITE(9P)}= Maximum(L_{on1}, L_{on2},...,L_{on9})/ Minimum(L_{on1}, L_{on2},...L_{on9})
- 4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Me	asured	Target												
Respo	nse Time	0%	25%	50%	75%	100%								
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%								
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%								
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%								
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%								
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%									

Ty is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle



6. Add other forms of representation once customer request. If no request, please remove this note: ex: NTSC (CIE 1976); SRGB; DCI-P3, Rec 2020....



4. Interface Specification

4.1 Input power


The P550QVN01.2 module requires 2 power inputs(12-pin & 14-pin) which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V	1
	Black pattern		-	0.79	0.95	Α	
Power Supply Input Current	White pattern	I _{DD}	-	2.27	2.72	Α	
	H-strip pattern		-	2.17	2.60	Α	2
	Black pattern		-	9.48	11.38	Watt	2
Power Consumption	White pattern	Pc	-	27.24	32.69	Watt	
	H-strip pattern		-	26.04	31.25	Watt	
Inrush Current		I _{RUSH}			5	Α	3


Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) $V_{DD} = 12.0V$, (2) $F_{V} = 60Hz$, (3) $F_{C} = 74.25MHz$, (4) $T_{C} = 25 ^{\circ}C$
- (5) Power dissipation check pattern. (Only for power design)



Note3. Measurement condition: Rising time = 400us






4.2 Input Connection

LCD connector:

(JAE) SJ11346-FI-RTE51SZ-HF; (P-TWO)187059-5122; (CHIEF LAND)115E51-0000RA-M3-R

1 Vpp 12Vin 26 LOCKN Vx1 LOCK 2 Vpp 12Vin 27 GND Ground 3 Vpp 12Vin 28 RX0N Vx1 lane 0 4 Vpp 12Vin 29 RX0P Vx1 lane 0 5 Vpp 12Vin 30 GND Ground 6 Vpp 12Vin 31 RX1N Vx1 lane 1 7 Vpp 12Vin 32 Rx1P Vx1 lane 1 8 Vpp 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 1 8 Vpp 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12	PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
2 Vob 12Vin 27 GND Ground 3 Vob 12Vin 28 RX0N Vx1 lane 0 4 Vob 12Vin 29 RX0P Vx1 lane 0 5 Vob 12Vin 30 GND Ground 6 Vob 12Vin 31 RX1N Vx1 lane 1 7 Vob 12Vin 32 Rx1P Vx1 lane 1 8 Vob 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 1 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14			•	Note		-	•	Note
3	-							
4 V _{DD} 12Vin 29 RX0P Vx1 lane 0 5 V _{DD} 12Vin 30 GND Ground 6 V _{DD} 12Vin 31 RX1N Vx1 lane 1 7 V _{DD} 12Vin 32 Rx1P Vx1 lane 1 8 V _{DD} 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16	2	V_{DD}	12Vin		27	GND	Ground	
5 Vob 12Vin 30 GND Ground 6 Vob 12Vin 31 RX1N Vx1 lane 1 7 Vob 12Vin 32 Rx1P Vx1 lane 1 8 Vob 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground <t< td=""><td>3</td><td>V_{DD}</td><td>12Vin</td><td></td><td>28</td><td>RX0N</td><td>Vx1 lane 0</td><td></td></t<>	3	V_{DD}	12Vin		28	RX0N	Vx1 lane 0	
6 V _{DD} 12Vin 31 RX1N Vx1 lane 1 7 V _{DD} 12Vin 32 Rx1P Vx1 lane 1 8 V _{DD} 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N	4	V_{DD}	12Vin		29	RX0P	Vx1 lane 0	
7 Vob 12Vin 32 Rx1P Vx1 lane 1 8 Vob 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 3 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N	5	V_{DD}	12Vin		30	GND	Ground	
8 V _{DD} 12Vin 33 GND Ground 9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 3 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection <td< td=""><td>6</td><td>V_{DD}</td><td>12Vin</td><td></td><td>31</td><td>RX1N</td><td>Vx1 lane 1</td><td></td></td<>	6	V_{DD}	12Vin		31	RX1N	Vx1 lane 1	
9 N.C. No connection 2 34 RX2N Vx1 lane 2 10 GND Ground 35 RX2P Vx1 lane 2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No	7	V_{DD}	12Vin		32	Rx1P	Vx1 lane 1	
10 GND Ground 35 RX2P Vx1 lane2 11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 2 42 GND Ground 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C.	8	V_{DD}	12Vin		33	GND	Ground	
11 GND Ground 36 GND Ground 12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 <	9	N.C.	No connection	2	34	RX2N	Vx1 lane 2	
12 GND Ground 37 RX3N Vx1 lane 3 13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground	10	GND	Ground		35	RX2P	Vx1 lane2	
13 GND Ground 38 RX3P Vx1 lane 3 14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 2 42 GND Ground 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 <td>11</td> <td>GND</td> <td>Ground</td> <td></td> <td>36</td> <td>GND</td> <td>Ground</td> <td></td>	11	GND	Ground		36	GND	Ground	
14 GND Ground 39 GND Ground 15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 21 RX4P Vx1 lane 4 17 N.C. No connection 22 42 GND Ground 18 N.C. No connection 22 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7 <td>12</td> <td>GND</td> <td>Ground</td> <td></td> <td colspan="2">37 RX3</td> <td>Vx1 lane 3</td> <td></td>	12	GND	Ground		37 RX3		Vx1 lane 3	
15 N.C. No connection 40 RX4N Vx1 lane 4 16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	13	GND	Ground		38	RX3P	Vx1 lane 3	
16 N.C. No connection 41 RX4P Vx1 lane 4 17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	14	GND	Ground		39	GND	Ground	
17 N.C. No connection 2 42 GND Ground 18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	15	N.C.	No connection		40	RX4N	Vx1 lane 4	
18 N.C. No connection 2 43 RX5N Vx1 lane 5 19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	16	N.C.	No connection		41	RX4P	Vx1 lane 4	
19 N.C. No connection 2 44 RX5P Vx1 lane 5 20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	17	N.C.	No connection	2	42	GND	Ground	
20 N.C. No connection 2 45 GND Ground 21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	18	N.C.	No connection	2	43	RX5N	Vx1 lane 5	
21 N.C. No connection 2 46 RX6N Vx1 lane 6 22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	19	N.C.	No connection	2	44	RX5P	Vx1 lane 5	
22 N.C. No connection 2 47 RX6P Vx1 lane 6 23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	20	N.C.	No connection	2	45	GND	Ground	
23 N.C. No connection 2 48 GND Ground 24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	21	N.C.	No connection	2	46	RX6N	Vx1 lane 6	
24 GND Ground 49 RX7N Vx1 lane 7 25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	22	N.C.	No connection	2	47	RX6P	Vx1 lane 6	
25 HTPDN Vx1 HTPDN 50 RX7P Vx1 lane 7	23	N.C.	No connection	2	48	GND	Ground	
	24	GND	Ground		49	RX7N	Vx1 lane 7	
51 GND Ground	25	HTPDN	Vx1 HTPDN		50	RX7P	Vx1 lane 7	
					51	GND	Ground	

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).



4.3 Input Data Format

4.3.1 V by one color data mapping

Mode	Packer in	nput & Unpacker output	30bpp RGB / YCbCr444 (10bit)						
		D[0]	R/Cr[2]						
		D[1]	R/Cr[3]						
		D[2]	R/Cr[4]						
	Duto0	D[3]	R/Cr[5]						
	Byte0	D[4]	R/Cr[6]						
		D[5]	R/Cr[7]						
		D[6]	R/Cr[8]						
		D[7]	R/Cr[9]						
		D[8]	G/Y[2]						
		D[9]	G/Y[3]						
		D[10]	G/Y[4]						
	Duto 1	D[11]	G/Y[5]						
	Byte1	D[12]	G/Y[6]						
		D[13]	G/Y[7]						
e G		D[14]	G/Y[8]						
4byte mode		D[15]	G/Y[9]						
yte		D[16]	B/Cb[2]						
4 b		D[17]	B/Cb[3]						
		D[18]	B/Cb[4]						
	Duto 2	D[19]	B/Cb[5]						
	Byte2	D[20]	B/Cb[6]						
		D[21]	B/Cb[7]						
		D[22]	B/Cb[8]						
		D[23]	B/Cb[9]						
		D[24]							
		D[25]							
		D[26]	B/Cb[0]						
	Dv452	D[27]	B/Cb[1]						
	Byte3	D[28]	G/Y[0]						
		D[29]	G/Y[1]						
		D[30]	R/Cr[0]						
		D[31]	R/Cr[1]						



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

														In	nut	Col	lor [)ata													
						RE	<u> </u>					<u> </u>			•		EEN		l.			l				BL					
	Color	MS	R:			ΚĽ	ט			ı	SB	M	SB		•	JKI	=EIN	ı		1.9	SB	MS	SB.			DL	UE			1.9	SB
				R7	P6	R5	RΛ	ВЗ	R2		1		G8	G7	G6	G5	G4	C3	G2					B7	B6	R5	B/I	B3	R2	B1	
	Black											0	0		0																0
		0	0	0	0	0	0	0	0	0	0			0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

5.1.1 Timing table

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	2200	2250	2715	Th
Vertical Section	Active	Tdisp (v)		2160		2160
	Blanking	Tblk (v)	40	90	555	Th
	Period	Th	530	550	600	Tclk
Horizontal Section	Active	Tdisp (h)				
	Blanking	Tblk (h)	50	70	120	Tclk
Clock	Frequency	Fclk=1/Tclk	66	74.25	77	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	120	135	139.2	KHz


Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2 Signal Timing Waveform

TWO Section Mode (Lane1~8 V-by one data:1, 2, 3, 4, 1921, 1922, 1923, 1924)



- Note1. Display position is specific by the rise of DE signal only.

 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- Note2. Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen
- Note3. If a period of DE "High" is less than 3840 DCLK or less than 2160 lines, the rest of the screen displays black.
- Note4. The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.




5.2 Input interface characteristics

5.2.1 V by one spec

Item		Symbol	Min.	Тур.	Max	Unit	Note
	VRXINP/N input each bit Period	T _{RRIP} (UI)	310	-	379	ps	10bit 1
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -0.5%		Fclk +0.5%	MHz	2
	Receiver Clock : Spread Spectrum Modulation frequency	Fss		30		KHz	2
	CDR training pattern time	TLOCK		500		us	1
	Latency from LOCKN 'HIGH' to clock training pattern	L1	0	1		us	1
	Latency from LOCKN 'LOW' to normal 8b10b data	L2		1	70	us	1
	CML Differential Input High Threshold	V_{RTH}	+50			mV_{DC}	
V-by-one	CML Differential Input Low Threshold	V _{RTL}			-50	mV _{DC}	
Interface	CML Common mode Bias Voltage	V _{RCT}	0.8	0.9	1.0	Vdc	
	Intra-pair skew	TINTRA			0.3	UI	3
	Inter-pair skew	TINTER			5	UI	4
		A_X		0.25		UI	
		A_Y		0		mV	-
		B_X		0.3		UI	-
		B_Y		50		mV	
		C_X		0.7		UI	_
	Eye diagram at receiver	C_Y		50		mV	5
	, 13	D_X		0.75		UI	
		D_Y		0		mV	_
		E_X		0.7		UI	
		E_Y		-50		mV	_
		F_X		0.3		UI	
		F_Y		-50		mV	


Note:

1. V-by-one Signal diagram







2. Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



3. V-by-one Intra-pair Skew




4. V-by-one Inter-pair Skew





5. Eye diagram at receiver

Eye Mask




Example of Eye diagram





5.3 Power Sequence for LCD



Dovomotov		l linit			
Parameter	Min.	Type.	Max.	Unit	
t1	0.4		30	ms	
t2	40			ms	
t3	640			ms	
t4	0*1			ms	
t5	0			ms	
t6			 *2	ms	
t7	1000 ^{*3}			ms	
t8	20 ^{*4}		50	ms	
t9	0			ms	
t10	640			ms	
t11	150			ms	

Note:

- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t7: When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.
- (4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.




6. Backlight Specification

The backlight unit contains 2pcs light bar.

6.1 Electrical specification

Parameter		Symbol	Values			l lmis	Nata
			Min	Тур	Max	Unit	Note
Forward Current	Anode	IF (anode)		360		mA	
(one light bar)	Cathode	IF (cathode)		90		mA	
Peak Forward Current		IFP			960	mA	<10msec.
Forward Voltage		VF	100.8	106.2	118.8	>	1
Forward Voltage Variation		△VF			1.8	V	5
Total Power Consumption (2 light bars)		PBL	72.6	76.5	85.5	W	2,3
LED Lifetime		LTLED		70000		Hr	4



Note 1: The recommended power forward voltage capacity of converter/lips design should reserve 10% upper margin for successful light bar driving under different ambient temperature variation range (5~40°C) application and the corresponding environmental stress continued by time.

- Note 2: Each LED string should be driven by independent current control/feedback circuit.
- Note 3: Fuse protection should be added into LIPS circuit to have better LED driving protection.
- Note 4: The lifetime is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = $25\pm2^{\circ}$ C]

Note 5: VF variation of each string is Max. 1.8V in 1 BLU set;

VF variation of each string is Max. 1.5V in 1 LED light-bar





6.2 Input Pin Assignment

Connector Type	CI0112M1HRD-NH (Cvilux)				
Pin No	Symbol	Description			
1	VH1	+			
2	VH1	+			
3	VFB1-1	LB1 CH1(-)			
4	VFB1-2	LB1 CH2(-)			
5	VFB1-3	LB1 CH3(-)			
6	VFB1-4	LB1 CH4(-)			
7	VFB2-4	LB2 CH4(-)			
8	VFB2-3	LB2 CH3(-)			
9	VFB2-2	LB2 CH2(-)			
10	VFB2-1	LB2 CH1(-)			
11	VH2	+			
12	VH2	+			



6.3 Power Sequence for Backlight





Dip condition

Parameter	Min	Тур	Max	Units
T1	20	-	-	ms *1
T2	250	-	-	ms
T3	2200			ms
T4	0	-	-	ms
T5	0	-	-	ms
T6		-	1000	ms ^{*2}

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P550QVN01.2. In addition the figures in the next page are detailed mechanical drawing of the LCD.

It	em	Dimension	Unit	Note
	Horizontal	1235.6	mm	
	Vertical		mm	
Outline Dimension	Depth (Dmin)	9.9	mm	Front bezel to Back Bezel
	Depth (Dmax) NA		mm	Front Bezel to DB Cover
Weight	14.5		Kg	




Front View





Back View





8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-20°С, 500hrs
3	High temperature operation test	3	50°C, 500hrs
4	Low temperature operation test	3	-5°C, 500hrs
5	Vibration test (With carton)	1(PKG)	Random wave (1.04Grms 2~200Hz) Duration: X,Y,Z 20min per axes
6	Drop test (With carton)	1(PKG)	Height: 25.4 cm Direction: Surround four flats, bottom flat two times (ASTMD4169-I)



9. International Standard

9.1 Safety

- (1) UL 60950-1; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950-1; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

9.2 EMC


- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




10. Packing

10.1 Definition of Label

A. Panel Label:






Green mark description

- (1) For Pb Free Product, AUO will add Pb for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:






10.2 Packing Methods





10.3 Pallet and Shipment Information

	lka		Dooking Domonk			
	Item	Qty	Dimension	Weight	Packing Remark	
1	Packing Box	7 pcs/box	7 pcs/box 1305(L)* 383(W)* 800(H)mm		Cushion and CTN 5.3kg	
2	Pallet	1 1315(L)* 1150(W)* 132(H)mm		17.1 kg		
3	Boxes per Pallet		3 Boxes / Pallet			
4	Panels per Pallet					
5	Pallet after packing	63 pcs 1305(L)* 1150(W)* 932(H)mm 345.6 k		345.6 kg		





11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic



interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: 0~50°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day(* The moving picture can be allowed for 24 hours a day)
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see Figure 1) sealed to comply with JIS D0207.
- (2) Module users should design set with these holes used/sealed(if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet users' requirement.



Figure 1

