

Model Name: T420HVN08.0

Issue Date : 2015/06/19

(--) Preliminary Specifications(*) Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director Kelly Kao	
Note		Reviewed By RD Director Eugene Che A Control Reviewed By Project Leader Shinli Chen A Control	
		Prepared By PM Rafael Lu	Ek



Contents

1.	General Description	4
2. Abs	solute Maximum Ratings	5
3. Inte	erface Specification	6
3.1	Electrical Characteristics	6
	3.1.1: DC Characteristics	6
	3.1.2: AC Characteristics	7
3.2	Interface Connections	10
3.3	Signal Timing Specification	13
3.5	Color Input Data Reference	15
3.6	Power Sequence for LCD	16
3.7	Backlight Specification	17
	3.7.1 Electrical specification	17
	3.7.2 Input Pin Assignment	18
	3.7.3 Power Sequence for Backlight	
4. Opt	tical Specification	20
5. Mea	chanical Characteristics	24
5.1	Placement Suggestions	24
6. Rel	liability Test Items	27
7. Inte	ernational Standard	
7.1	Safety	
7.2	EMC	
8. Pac	cking	29
8-1	DEFINITION OF LABEL:	29
8-2	PACKING METHODS:	30
8-3	Pallet and Shipment Information	31
9. Pre	cautions	32
9.1	Mounting Precautions	
9.2	Operating Precautions	32
9.3	Operating Condition for Public Information Display	
9.4	Electrostatic Discharge Control	33
9.5	Precautions for Strong Light Exposure	33
9.6	Storage	33
9.7	Handling Precautions for Protection Film	34



Record of Revision

Version	Date	Page	Description
0.0	2015/2/3		First release
0.1	2015/3/17	33	Suitable operating time: under 20 hours a day>12 hours a day
1.0	2015/5/5		Final spec.
1.1	2015/5/11	26	Update 2D drawing
1.2	2015/6/19	33	Suitable operating time: under 12 hours a day>18 hours a day



1. General Description

This specification applies to the 42 inch Color TFT-LCD Module T420HVN08.0. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 42 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The T420HVN08.0 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	42	inch	
Display Area	930.24(H) x 523.26(V)	mm	
Outline Dimension	952.2(H) x 547.0(V) x 25.9(D)	mm	D: front bezel to driver board cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	937.2 (H) x 530.2 (V)	mm	
Display Colors	8 bit, 16.7M	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.4845 (H) x 0.4845(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Rotate Function	Unachievable		
Display Orientation	Landscape/Portrait Enable		



2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 or less. At temperatures greater than 40 , the wet bulb temperature must not exceed 39 .

Note 3: Surface temperature is measured at 50 Dry condition





3. Interface Specification

The T420HVN08.0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The other powers the Back Light Unit.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Parameter	Symbol		Value		Unit	Note
	Faranneter	Symbol	Min.	Тур.	Max	Onit	Note
LCD							
Power Sup	ply Input Voltage	V _{DD}	10.8	12	13.2	V _{DC}	
Power Sup	ply Input Current	I _{DD}		0.31	0.6	А	1
Power Con	sumption	Pc		3.72	7.2	Watt	1
Inrush Curi	rent	I _{RUSH}			4	A	2
Permissible	e Ripple of Power Supply Input Voltage	V _{RP}			V _{DD} * 5%	mV _{pk-pk}	3
	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	4
LVDS	Differential Input High Threshold Voltage	V _{TH}	+100		+300	mV _{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV _{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V _{DC}	4
CMOS	Input High Threshold Voltage	V _⊮ (High)	2.7		3.3	V _{DC}	5
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V _{DC}	5
Backlight P	Power Consumption	P _{BL}		59.9	63.7	Watt	
Life time (N	ITTF)		30000			Hour	8,9




3.1.2: AC Characteristics


	Parameter	Symbol		Value	Unit	Note	
	Falametei	Symbol	Min.	Тур.	Max	Offic	NOLE
LVDS Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	6
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	6
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	7

Note :

- V_{DD} = 12.0V, Fv = 60Hz, Fclk= Max freq., 25 , Test Pattern : White Pattern
 > refer to "Section:3.3 Signal Timing Specification, Typical timing"
- 2. Measurement condition : Rising time = 400us




- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.
- 4. V_{ICM} = 1.25V



5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.




6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures





7. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Farameter	Symbol	Min	Туре	Мах	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	



- **8.** The relative humidity must not exceed 80% non-condensing at temperatures of 40 or less. At temperatures greater than 40 , the wet bulb temperature must not exceed 39 . When operate at low temperatures, the brightness of LED will drop and the life time of LED will be reduced.
- **9.** The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at $Ta = 25\pm 2$]



3.2 Interface Connections

- LCD connector: FI-RE51S-HF (JAE,LVDS connector) or compatible
- Mating connector


2 N.C. only. Do not connect) 27 N.C. not connect) 3 N.C. No connection (for AUO test only. Do not connect) 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0- 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, LWG(SND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_2LK+ LVDS Channel 2, Clock + 11 GND Ground 36 CH2_3- LVDS Channel 2, Signal 3-	PIN	Symbol	Description	PIN	Symbol	Description
1 N.C. only. Do not connect) 26 N.C. not connection (for AUO test only. Do not connect) 27 N.C. No connection (for AUO test only. Do not connect) 3 N.C. No connection (for AUO test only. Do not connect) 28 CH2_0+ LVDS Channel 2, Signal 0- 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0- 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1+ LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1+ LVDS Channel 2, Signal 1- 7 LVDS_SEL Open/High(3.3V) for NS, Low((SND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_2L+ LVDS Channel 2, Signal 3- 11		•	•			
2 N.C. only. Do not connect) 27 N.C. not connect) 3 N.C. No connection (for AUO test only. Do not connect) 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0- 5 N.C. only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. only. Do not connect) 33 CH2_CLK+ LVDS Channel 2, Signal 2+ 10 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+	1	N.C.	·	26	N.C.	
2 N.C. only. Do not connect) 27 N.C. not connect) 3 N.C. No connection (for AUO test only. Do not connect) 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0- 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1+ LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock + 11 GND Ground 36 CH2_2-1+ LVDS Channel 2, Clock + 12 <			No connection (for AUO test			No connection (for AUO test only. Do
3 N.C. only. Do not connect) 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1- 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2- 8 N.C. only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 33 CH2_CLK- LVDS Channel 2, Signal 2+ 10 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 14 CH1_1- LVDS Cha	2	N.C.	only. Do not connect)	27	N.C.	not connect)
only. Do not connect) Oracle 4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2- 9 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. only. Do not connect) 35 CH2_2LK+ LVDS Channel 2, Signal 3- 14 CH1_0+ LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 1- 39 C			No connection (for AUO test			
4 N.C. No connection (for AUO test only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_0LK+ LVDS Channel 2, Signal 3- 14 CH1_0+ LVDS Channel 1, Signal 0+ 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3+ 14	3	N.C.	· ·	28	CH2_0-	LVDS Channel 2, Signal 0-
4 N.C. only. Do not connect) 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 N.C. No connection (for AUO test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_0LK+ LVDS Channel 2, Signal 3- 14 CH1_0+ LVDS Channel 1, Signal 0+ 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 1+ 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+			•			
5 N.C. No connection (for AUD test only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUD test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUD test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUD test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUD test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 15 CH1_1+ LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3- 16 CH1_2- LVDS Channel 1, Signal 2+ 41 N.C. No connection (for AUD test only. D not connect) 17	4	N.C.	· ·	29	CH2_0+	LVDS Channel 2, Signal 0+
5 N.C. only. Do not connect) 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2+ LVDS Channel 2, Signal 2+ 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3+ 14 CH1_1- LVDS Channel 1, Signal 1+ 40 N.C. No connection (for AUO test only. D not connect) 18 CH1_2+ LVDS Channel 1, Signal 2+ 41 N.C. No connection (for AUO test only. D			•			
6 N.C. No connection (for AUO test only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0- 37 GND Ground 14 CH1_1+ LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 2- 41 N.C. No connection (for AUO test only. D not connect) 16 CH1_2+ LVDS Channel	5	N.C.	·	30	CH2_1-	LVDS Channel 2, Signal 1-
6 N.C. only. Do not connect) 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Signal 3- 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 14 CH1_1+ LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 2- 41 N.C. No connection (for AUO test only. D 16 CH1_2- LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D <						
7 LVDS_SEL Open/High(3.3V) for NS, Low(GND) for JEIDA 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3+ 14 CH1_1+ LVDS Channel 1, Signal 1+ 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_2+ LVDS Channel 1, Signal 2+ 41 N.C. No connection (for AUO test only. D not connect) 16 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D not connect) 17 CH1_2+	6	N.C.	·	31	CH2_1+	LVDS Channel 2, Signal 1+
7 LVDS_SEL Low(GND) for JEIDA 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3+ 14 CH1_1+ LVDS Channel 1, Signal 1+ 40 N.C. No connection (for AUO test only. D not connect) 16 CH1_2- LVDS Channel 1, Signal 2+ 41 N.C. No connection (for AUO test only. D not connect) 17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D not connect) 18 GND Ground 43 N.C. No connection (for AUO test only. D not connect)			· ·			
8 N.C. No connection (for AUO test only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3- 14 CH1_1+ LVDS Channel 1, Signal 1+ 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_2+ LVDS Channel 1, Signal 2- 41 N.C. No connection (for AUO test only. D not connect) 16 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D not connect) 17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D not connect) 18 GND	7	LVDS_SEL		32	CH2_2-	LVDS Channel 2, Signal 2-
8 N.C. only. Do not connect) 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection (for AUO test only. Do not connect) 34 GND Ground 10 N.C. No connection (for AUO test only. Do not connect) 35 CH2_CLK+ LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3+ LVDS Channel 2, Signal 3- 14 CH1_1+ LVDS Channel 1, Signal 1+ 40 N.C. No connection (for AUO test only. D 16 CH1_2- LVDS Channel 1, Signal 2- 41 N.C. No connection (for AUO test only. D 17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection (for AUO test only. D 18 GND Ground 43 N.C. No connection (for AUO test only. D 19 CH1_2LK+ LVDS Channel 1, Clock + 45 GND Ground 21 GND Ground 46		_				
9N.C.only. Do not connect)34GNDGround10N.C.No connection (for AUO test only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	8	N.C.	only. Do not connect)	33	CH2_2+	LVDS Channel 2, Signal 2+
Image: construction of connect in the image: construction of the image: construction o	0	NG	No connection (for AUO test	0.4		Graved
10N.C.only. Do not connect)35CH2_CLK-LVDS Channel 2, Clock -11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK+LVDS Channel 1, Clock +45GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3+47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	9	N.C.	only. Do not connect)	34	GND	Ground
Image: control only Do not connect)Image: control only Do not connect)11GNDGround36CH2_CLK+LVDS Channel 2, Clock +12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3+47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	10	NC	No connection (for AUO test	25		LVDS Channel 2. Cleak
12CH1_0-LVDS Channel 1, Signal 0-37GNDGround13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock +45GNDGround20CH1_3-LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	10	N.C.	only. Do not connect)	35		EVDS Charliner 2, Clock -
13CH1_0+LVDS Channel 1, Signal 0+38CH2_3-LVDS Channel 2, Signal 3-14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
14CH1_1-LVDS Channel 1, Signal 1-39CH2_3+LVDS Channel 2, Signal 3+15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
15CH1_1+LVDS Channel 1, Signal 1+40N.C.No connection (for AUO test only. D not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
15CH1_1+LVDS Channel 1, Signal 1+40N.C.not connect)16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
16CH1_2-LVDS Channel 1, Signal 2-41N.C.No connection (for AUO test only. D not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	15	CH1 1+	LVDS Channel 1 Signal 1+	40	NC	No connection (for AUO test only. Do
16CH1_2-LVDS Channel 1, Signal 2-41N.C.not connect)17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V _{DD} Power Supply, +12V DC Regulated	10	0111_11		+0	N.O.	not connect)
17CH1_2+LVDS Channel 1, Signal 2+42N.C.No connection (for AUO test only. D not connect)18GNDGround43N.C.No connection (for AUO test only. D not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V_DDPower Supply, +12V DC Regulated	16	CH1 2-	I VDS Channel 1 Signal 2-	41	NC	No connection (for AUO test only. Do
17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. not connect) 18 GND Ground 43 N.C. No connection (for AUO test only. D not connect) 19 CH1_CLK- LVDS Channel 1, Clock - 44 GND Ground 20 CH1_CLK+ LVDS Channel 1, Clock + 45 GND Ground 21 GND Ground 46 GND Ground 22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection (for AUO test only. D not connect) 23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regulated		02			1	,
Image:	17	CH1 2+	LVDS Channel 1. Signal 2+	42	N.C.	
18GNDGround43N.C.not connect)19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48V_DDPower Supply, +12V DC Regulated		_				,
19CH1_CLK-LVDS Channel 1, Clock -44GNDGround20CH1_CLK+LVDS Channel 1, Clock +45GNDGround21GNDGround46GNDGround22CH1_3-LVDS Channel 1, Signal 3-47N.C.No connection (for AUO test only. D not connect)23CH1_3+LVDS Channel 1, Signal 3+48VDDPower Supply, +12V DC Regulated	18	GND	Ground	43	N.C.	
20 CH1_CLK+ LVDS Channel 1, Clock + 45 GND Ground 21 GND Ground 46 GND Ground 22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection (for AUO test only. D not connect) 23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regulated						· · ·
21 GND Ground 46 GND Ground 22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection (for AUO test only. D not connect) 23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regulated						
22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection (for AUO test only. D not connect) 23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regulated		—				
22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. not connect) 23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply, +12V DC Regulated	21	GND	Ground	46	GND	
	22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	
	23	CH1_3+	LVDS Channel 1, Signal 3+	48	V _{DD}	Power Supply, +12V DC Regulated
24 N.C. No connection (for AUO test 49 V _{DD} Power Supply, +12V DC Regulated	24	N.C.	No connection (for AUO test	49	V _{DD}	Power Supply, +12V DC Regulated

© Copyright AU Optronics Corp. 2015 All Rights Reserved.



T420HVN08.0 Product Specification Rev. 1.2


		only. Do not connect)			
25	N.C.	No connection (for AUO test only. Do not connect)	50	V _{DD}	Power Supply, +12V DC Regulated
			51	V _{DD}	Power Supply, +12V DC Regulated



LVDS Option = High/Open→NS


■ LVDS Option = High/Open→NS





Note: x = 1, 2, 3, 4...

■ LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		Th
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		Tclk
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:


(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms





3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

											I	npu	t Co	olor I	Data	a									
	Color				R	ED							GRI	EEN							BL	UE			
	COIOI	MS	В					LS	SB	MSB				LS	βB	MS	В					LS	βB		
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	Β4	В3	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В		_					ļ												ļ						
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE



3.6 Power Sequence for LCD



Deremeter		11		
Parameter	Min.	Туре.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0 ^{*1}			ms
t5	0			ms
t6			*2	ms
t7	500			ms
t8	20 ^{*3}		50	ms
t9	0			ms
t10	450			ms
t11	150			ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When user control is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



3.7 Backlight Specification

The backlight unit contains 2pcs light bar.

3.7.1 Electrical specification

	Itom	ltem Symbol		Condition	Spec			Unit	Note	
	item	Syn	Gymbol		Min	Тур	Max	Unit	Note	
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	-	
2	Input Current	I _{DI}	DB	VDDB=24V		2.49	2.65	ADC	1	
3	Input Power	Pc	DB	VDDB=24V		59.9	63.7	W	1	
4	Inrush Current	I _{RL}	ISH	VDDB=24V			4	ADC	2	
-			ON	2	-	5.5		-		
5	On/Off control voltage	V_{BLON}	OFF	VDDB=24V	0	-	0.8	VDC	-	
6	On/Off control current	I _{BLON}		VDDB=24V	-	-	1.5	mA	-	
7	External PWM	External PWM		MAX	VDDB=24V	2	-	5.5		-
<i>'</i>	Control Voltage	V_EPWM	MIN	VDDB=24V	0	-	0.8	VDC	-	
8	External PWM Control Current	I_EP	WM	VDDB=24V	-	-	2	mADC	-	
9	External PWM Duty ratio	D_EF	PWM	VDDB=24V	5	-	100	%	3	
10	External PWM Frequency	F_EPWM		VDDB=24V	140	180	240	Hz	-	
11	DET status signal	HI			Open Collector		ctor	VDC	4	
	DET status signal	DET	Lo	VDDB=24V	0	-	0.8	VDC	4	
12	Input Impedance	R	in	VDDB=24V	300			Kohm	-	

Note 1 : Dimming ratio= 100% (MAX) (Ta=25±5 , Turn on for 45minutes)

Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%);

Note 3: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 4: Normal : 0~0.8V ; Abnormal : Open collector




3.7.2 Input Pin Assignment

LED driver board connector : Cvilux CI0114M1HR0-NH

Pin	Symbol	Description		
1	VDDB	Operating Voltage Supply, +24V DC regulated		
2	VDDB	Operating Voltage Supply, +24V DC regulated		
3	VDDB	Operating Voltage Supply, +24V DC regulated		
4	VDDB	Operating Voltage Supply, +24V DC regulated		
5	VDDB	Operating Voltage Supply, +24V DC regulated		
6	BLGND	Ground and Current Return		
7	BLGND	Ground and Current Return		
8	BLGND	Ground and Current Return		
9	BLGND	Ground and Current Return		
10	BLGND	Ground and Current Return		
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)		
12	VBLON	BLU On-Off control: High/Open (2~5.5V) : BL On ; Low (0~0.8V/GND) : BL Off		
13	NC	NC		
14	PDIM(*)	External PWM (0%~100% Duty, open for 100%)		

(Note*)

PWM Dimming range:



IF External PWM function less than 5% dimming ratio, Judge condition as below:


(1)Backlight module must be lighted ON normally.

(2)All protection function must work normally.


(3)Uniformity and flicker could not be guaranteed



3.7.3 Power Sequence for Backlight



Dip condition for Inverter




Deremeter		Units		
Parameter	Min	Тур	Мах	Units
T1	20	-	-	ms
T2	250	-	-	ms
Т3	200	-	-	ms
T4	0	-	-	ms
T5	0	-	-	ms
Т6	-	-	1000	ms



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50 cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



	Parameter		Values			Lipit	Notes
			Min.	Тур.	Max	Unit	NOLES
Contrast	Contrast Ratio		2400	3000			1
Surface	Luminance (White)	L _{WH}	320	400		cd/m ²	2
Luminar	nce Variation	δ _{WHITE(9P)}			1.33		3
Respons	se Time (G to G)	Тγ		6.5		ms	4
Color Ga	amut	NTSC		72		%	
Color Co	oordinates						
	Red	R _x		0.646			
	}	R _Y		0.337			
	Green	G _X		0.310			
		G _Y	T	0.604	T		
	Blue	B _X	Тур0.03	0.150	Тур.+0.03		
		B _Y		0.069			
	White	W _X		0.280			
	} 	W _Y		0.290			
Viewing	Angle						5
	x axis, right(φ=0°)	θ _r		89		degree	
	x axis, left(φ=180°)	θι		89		degree	
	y axis, up(φ=90°)	θ _u		89		degree	
	y axis, down (φ=270°)	θ _d		89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= Surface Luminance of L_{on5} Surface Luminance of L_{off5}

- Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δ WHITE is defined (center of Screen) as:

 $\delta_{\text{WHITE(9P)}} = \text{Maximum}(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / \text{Minimum}(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$

4. Response time T is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v=60Hz to optimize.

Measured		Target						
Response Time		0%	25%	50%	75%	100%		
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%		
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%		
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%		
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%		
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%			

T is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle







5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model T420HVN08.0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
	Horizontal	952.2	mm	
Outling Dimension	Vertical	547.0	mm	
Outline Dimension	Depth (Dmin)	10.8	mm	to rear
	Depth (Dmax)	25.9	mm	to driver board cover
Weight	860	00	g	

5.1 Placement Suggestions


The Suggestion placement is as following:

- 1. Landscape Mode: The default placement is T-Con Side on the bottom side and the image is shown upright via viewing from the front.
- 2. Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)




Portrait (Front view)






Front View





Back View





6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60 , 300hrs
2	Low temperature storage test	3	-20 , 300hrs
3	High temperature operation test	3	50 , 300hrs
4	Low temperature operation test	3	-5 , 300hrs
			Wave form: random
			Vibration level : 1.0G RMS
5	Vibration test (non-operation)	3	Bandwidth : 10-300Hz
			Duration : X,Y,Z 10min per axes
			X,Y,Z: Vertical
		3	Shock level
6	Shack test (non operation)		50G,11ms in ±X,Y,Z axis
0	Shock test (non-operation)		Waveform: half sine wave
			Direction: One time each direction
			Random wave (1.04Grms 2~200Hz)
7	Vibration test (With carton)	22	Duration : X,Y,Z 20min per axes
			Height: 20cm (ASTMD4169-I)
8	Drop test (With carton)	22	Bottom flat for two times
			(refer ASTM D 5276)



7. International Standard

7.1 Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.


7.2 EMC

- ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998



8. Packing

- **8-1 DEFINITION OF LABEL:**
 - A. Panel Label:



Green mark description

(1) For Pb Free Product, AUO will add (Pb) for identification.

(2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green


team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:

AU Optronics QTY:22	RoHS (Pb)
MODEL NO: T420HVN08.0	
PART NO: 97.42T42.0XX	
CUSTOMER NO:	
CARTON NO:	
Made in XXXXXX *xxxxx-xxxxx	<xxxx*< th=""></xxxx*<>




8-2 PACKING METHODS:





8-3 Pallet and Shipment Information

	Item		Packing Remark		
	nem	Qty. Dimension		Weight (kg)	
4	Decking DOV	ting BOX 22pcs/box 1130(L)*1055(W)*655(H)		211	Box = 7.85kg
	Packing BOX		22pcs/box 1130(L) 1035(W) 035(H)	TT30(L)"T055(W)"055(H)	211
2	Pallet	1	1150(L)*1070(W)*132(H)	14.5	
3	Boxes per Pallet				
4	Panels per Pallet				
	Pallet after packing	22	1150(L)*1055(W)*787(H)	225.5	



單棧 pallet 打棧示意圖 Single pallet packaging illustration



9. Precautions

Please pay attention to the followings when you use this TFT LCD module.

9.1 Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9.2 **Operating Precautions**

- The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

9.3 Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

(1) Normal operating condition

反達光電

AU Optronics

- 1. Operating temperature: 5~40
- 2. Operating humidity: 10~90%
- Display pattern: dynamic pattern (Real display).
 Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against abnormal display due to long-term static display.
 - 1. Suitable operating time: under 18 hours a day.
 - 2. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - 3. Periodically change background and character (image) color.
 - 4. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - 1. Running the screen saver (motion picture or black pattern)
 - 2. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

9.4 Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9.5 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

9.6 Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5 and 35 at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.



- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

9.7 Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.