

Model Name: P370IVN03.1

Issue Date : 2020/09/24

(*)Preliminary Specifications ()Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director CT WU	TWu*
Note		Reviewed By RD Director Young Yang Reviewed By Project Leader Ming Yu WU	翻
		Prepared By PM Travis Huang	-X



Contents

Rec	ord o	f Revis	ion	3
1.	Gene	ral Des	cription	4
2.	Abso	lute Ma	ximum Ratings	6
3.	Optic	al Spec	ification	7
4.	Interf	ace Spe	ecification	10
	4.1.	Input	power	10
	4.2.	Interfa	ace Connections	11
	4.3.	Input	Data Format	12
	4	1.3.1.	LVDS Colour Date Mapping	12
	4	1.3.2.	Color Input Data Reference	13
5.	Signa	al Timing	g Specification	14
	5	5.1.1.	Timing Table (DE only Mode)	14
	5	5.1.2.	Signal Timing Waveform	15
	5.2.	Input i	interface characteristics	16
	5.3.	Power	r Sequence	18
6.	Backl	light Sp	ecification	19
	6.1.	Electr	ical specification	19
	6.2.	Input	Pin Assignment	20
	6.3.	Power	r Sequence of backlight (LED)	21
7.	Mech	anical (Characteristics	22
	Front	t View		23
	Back	View (I)	24
	Back	View (II)	25
8.	Relia	bility Te	st Items	26
9.	Interr	national	Standard	27
	9.1.	Safety	/	27
	9.2.	EMC .		27
10.	F	Packing		28
	10.1.	DEF	FINITION OF LABEL:	28
	10.2.	PAC	CKING METHODS:	29
11.	F	PRECA	UTIONS	31
	11.1.	MO	UNTING PRECAUTIONS	31
	11.2.	OPI	ERATING PRECAUTIONS	31
	11.3.	Ope	erating Condition for Public Information Display	32
	11.4.	Eleo	ctrostatic Discharge Control	32
	11.5.	Pre	cautions for Strong Light Exposure	32
	11.6.	Stor	rage	32
	11.7.	Har	ndling Precautions for Protection Film	33
	11.8.	Dus	st Resistance	33



Record of Revision

Version	Date	Page	Description
0.0	2020/04/16		First preliminary spec sheet release
0.1	2020/08/11		Update drawing
0.2	2020/09/24		Update product specification sheet format



1. General Description

This specification applies to the 37.0 inch Color TFT-LCD Module P370IVN03.1. This LCD module has a TFT active matrix type liquid crystal panel 1,920x540 pixels, and diagonal size of 37.0 inch. This module supports 1,920x540 resolution display. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The P370IVN03.1 has been designed to apply the 10-bit 2 channel LVDS interface method. The main feature of P370IVN03.1 would be high brightness, high contrast, and wide viewing angle.

Special material applied into this model is:

1. Advanced wide temperature LC(-40 $^{\circ}$ C ~110 $^{\circ}$ C)

Items	Specification	Unit	Note
Active Screen Size	37.0	Inch	
Display Area	904.32(H) x 254.34(V)	mm	
Outline Dimension	923.30(H) x 277.1(V) x 10.65(D)	mm	1
Driver Element	a-Si TFT active matrix		
Display Colors	10 bit (8bit+FRC), 1073.7M	Colors	2
Number of Pixels	1,920x540	Pixel	
Pixel Pitch	0.47 (H) x 0.47(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	AG, 3H		Haze = 28%
Rotate Function	Unachievable		Note 1
Display Orientation	Landscape/Portrait Enable		Note 2
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	70К	hrs	See Chapter 6.1 for details

* General Information



Note:

Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model. Note 2:

1. Landscape Mode:

The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.


2. Portrait Mode:

The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)



Portrait (Front view)







2. Absolute Maximum Ratings


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		70	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at $50^\circ\!\mathrm{C}\,$ Dry condition






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C while panel is placed in the default position. The default position is T-con side as the top side of panel. The value specified is at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



	Deverseter	Querra ha a l		Values		L la it	Nataa
	Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contra	st Ratio	CR	3200	4000			1
Surface	e Luminance (White)	Lwн	1200	1500		cd/m ²	2
Lumina	ance Variation	δ _{WHITE(9P)}			1.33		3
Respor	nse Time (G to G)	Тγ		8	16	ms	4
Color G	Samut	NTSC		72		%	
Color C	Coordinates						
	Red	Rx		0.650			
		Ry		0.330	-		
	Green	Gx		0.310	-		
		Gy	T	0.610	T		
	Blue	Bx	Тур0.03	0.150	Тур.+0.03		
		By		0.060			
	White	Wx		0.280	-		
		Wy		0.290			
Viewing	g Angle						5
	x axis, right(φ=0°)	θr	85	89		degree	
	x axis, left(φ=180°)	θι	85	89		degree	
	y axis, up(φ=90°)	θι	85	89		degree	
	y axis, down (φ=270°)	θd	85	89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio= Surface Luminance of L_{on5} Surface Luminance of L_{off5}

- Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When lamp current I_H = 11mA. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δ WHITE is defined (center of Screen) as:

 $\delta_{\text{WHITE(9P)}} = Maximum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / Minimum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$

4. Response time T γ is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v=60Hz to optimize.

Me	asured	Target											
Response Time		0%	25%	50%	75%	100%							
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%							
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%							
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%							
75%		75% to 0%	75% to 25%	75% to 50%		75% to 100%							
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%								

T $_{\gamma}$ is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG. 2 Luminance






FIG.3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".





FIG.4 Viewing Angle





4. Interface Specification

4.1. Input power

The P370HVN02.2 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	V _{DD}	10.8	12	13.2	V	1	
	Black pattern		-	0.42	0.52	А	
Power Supply Input Current	White pattern	lod	-	0.43	0.53	А	
	H-strip pattern		-	0.34	0.4	А	2
	Black pattern		-	5.04	6.24	Watt	2
Power Consumption	White pattern	Pc	-	5.16	6.36	Watt	
	H-strip pattern		-	4.08	4.8	Watt	
Inrush Current	I _{RUSH}			3	А	3	

The ripple voltage should be fewer than 5% of VDD.


Note1. Test Condition:

(1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 °C

- (5) Power dissipation check pattern. (Only for power design)
- a. Black pattern


b. White pattern






VDD

c. H-Strip pattern



Note2. Measurement condition : Rising time = 400us





4.2. Interface Connections

■ LCD connector: FI-RTE51SZ-HF (JAE) or compatible

	Matching:	FI-RE51HL or compatible			
PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	AUO Internal Use Only	26	N.C.	AUO Internal Use Only
2	N.C.	AUO Internal Use Only	27	N.C.	AUO Internal Use Only
3	N.C.	AUO Internal Use Only	28	CH2_0-	LVDS Channel 2, Signal 0-
4	N.C.	AUO Internal Use Only	29	CH2_0+	LVDS Channel 2, Signal 0+
		LVDS 8/10 bit input selection			
5	BITSEL	Open / Low (GND): 8bits	30	CH2_1-	LVDS Channel 2, Signal 1-
		High(3.3V): 10bts			
6	N.C.	N.C.	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection	34	GND	Ground
10	N.C.	No connection	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	AUO Internal Use Only
18	GND	Ground	43	N.C.	No connection
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V _{DD}	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V _{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V _{DD}	Power Supply, +12V DC Regulated
			51	Vdd	Power Supply, +12V DC Regulated

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

Note 2: All V_{DD} (power input) pins should be connected together.

Note 3: All NC (no connection) pins should be open without voltage input.


Note 1: All GND (ground) pins should be connected together and should also be connected to the LCD's metal frame.




4.3. Input Data Format

4.3.1. LVDS Colour Date Mapping

LVDS Option = High/Open→NS





LVDS Option = Low -> JEIDA

Note: x = 1, 2, 3, 4...



4.3.2. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

														In	put	Col	or E	Data	I												
	Color					RE	D					GREEN								BLUE											
	00101	MS	в							Ľ	SB	M	SB							L	SB	MS	BB							L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	Β4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1.1. Timing Table (DE only Mode)

Vertical Frequency Range (60Hz)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	560	585	940	Th
Vertical Section	Active	Tdisp (v)		540		Th
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1282	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		Tclk
	Blanking	Tblk (h)	70	322	365	Tclk
Clock	Frequency	Fclk=1/Tclk	42	45	48	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	33.6	35.1	36.6	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.


(2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 540 lines, the rest of the screen displays black.

(4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2. Signal Timing Waveform







5.2. Input interface characteristics

	Deremeter	Sumbol		Value		Linit	Note
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
	Input Differential Voltage	Vid	200	400	600	mV_{DC}	1
	Differential Input High Threshold Voltage	Vтн	+100		+300	mV _{DC}	1
	Differential Input Low Threshold Voltage	VTL	-300		-100	mV _{DC}	1
	Input Common Mode Voltage	VICM	1.1	1.25	1.4	V _{DC}	1
LVDS	Input Channel Pair Skew Margin	tskew (CP)	-500		+500	ps	2
Interface	Input Channel Pair Skew Margin (only for M'Star MST7428BB)	t _{SKEW (CP)}	-400		+400	ps	2
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin




Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





Note4. Receiver Data Input Margin


Parameter	Symbol	Rating			Unit	Nete
raiailleter	Symbol	Min	Туре	Max	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.3. Power Sequence

Power Sequence of LCD



Devenuetor		1 1		
Parameter	Min.	Туре.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0 ^{*1}			ms
t5	0			ms
t6			*2	ms
t7	500			ms
t8	10		50	ms
t9	0			ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)




6. Backlight Specification

6.1. Electrical specification

		Symbol		Oandition	Spec				Nete
	ltem			Condition	Min	Тур	Max	Unit	Note
1	Input Voltage	VDDB		-	22.8	24	25.2	VDC	-
2	Input Current	IDI	DB	VDDB=24V		2.21	2.38	ADC	1
3	Input Power	PD	DB	VDDB=24V		53	57.1	W	1
4	Inrush Current	IRU	ISH	VDDB=24V	-	-	7.5	ADC	2
_	5 On/Off control voltage		ON	- VDDB=24V	2	-	5		-
5		VBLON	OFF		0	-	0.8	VDC	-
6	On/Off control current	I _{BLON}		VDDB=24V	-	-	1.5	mA	-
_	7 External PWM Control Voltage	V_EPWM	MAX	VDDB=24V	2	-	3.3		-
			MIN	VDDB=24V	0	-	0.8	VDC	-
8	External PWM Control Current	I_EPWM		VDDB=24V	-	-	2	mADC	-
9	External PWM Duty ratio	D_EPWM		VDDB=24V	20	-	100	%	3
10	External PWM Frequency	F_EPWM		VDDB=24V	6000	6500	7000	Hz	-
11		DET status signal DET	н	VDDB=24V	Open Collector		ctor	VDC	-
	DE I Status Signal		LO	1000-241	0	-	0.8	VDC	-
12	Input Impedance	Rin		VDDB=24V	300			Kohm	-

Note 1 : Dimming ratio= 100% (MAX) (Ta=25±5°C, Turn on for 45minutes) Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%) and at dimming ration = 100%



Note 3: Less than 20% dimming control is functional well and no backlight shutdown happened




6.2. Input Pin Assignment

■ LED driver board connector: S14B-PHA-SM3-TB(HF) (Maker: JST) or compatible Matching: PHAR-14 or compatible

Pin	Symbol	Description	
1	VDDB	Operating Voltage Supply, +24V DC regulated	
2	VDDB	Operating Voltage Supply, +24V DC regulated	
3	VDDB	Operating Voltage Supply, +24V DC regulated	
4	VDDB	Operating Voltage Supply, +24V DC regulated	
5	VDDB	Operating Voltage Supply, +24V DC regulated	
6	BLGND	Ground and Current Return	
7	BLGND	Ground and Current Return	
8	BLGND	Ground and Current Return	
9	BLGND	Ground and Current Return	
10	BLGND	Ground and Current Return	
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R>10K, VDD=3.3V)	
12	VBLON	BLU On-Off control: BL On : High/Open (2V~5.5V); BL off : Low (0~0.8V/GND)	
13	NC	NC	
14	PDIM	External PWM (20%~100% Duty, open for 100%)	

PWM Dimming Range:




(Note*) IF External PWM function includes 20% dimming ratio. Judge condition as below:

- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3) Uniformity and flicker could NOT be guaranteed



6.3. Power Sequence of backlight (LED)






7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P370IVN03.1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal (typ.)	923.3mm	
Outline Dimension	Vertical (typ.)	277.1mm	
	Depth (min.)	10.65mm	
Rezel Opening Area	Horizontal (typ.)	907.5mm	
Bezel Opening Area	Vertical (typ.)	257.5 mm	
Active Dieploy Aree	Horizontal	904.32 mm	
Active Display Area	Vertical	254.34 mm	
Weight	4592(g)		




Front View






Back View (I)





Back View (II)





8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-20°C, 500hrs
3	High temperature operation test	3	50°C, 500hrs
4	Low temperature operation test	3	-5°C, 500hrs
			Wave form: random
			Vibration level: 1.0G RMS
5	Vibration test (non-operation)	3	Bandwidth: 10-300Hz,
			Duration: X, Y, Z 10min per axes
			X,Y,Z : Vertical
			Shock level: 50G (±X, ±Y, ±Z)
6	Shock test (non-operation)	3	Waveform: half since wave, 11ms
			Direction: $\pm X$, $\pm Y$, $\pm Z$, One time each direction
			Random wave (1.04G RMS, 2-200Hz)
7	Vibration test (With carton)	1 (PKG)	20mins per each X,Y,Z axes
		1 (PKG)	Drop Height: 38.1cm,
8	Drop test (With carton)		1corner, 3edge, 6flats
			(ASTMD4169)



9. International Standard

9.1. Safety

- (1) UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electro technical Commission
- (3) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electro technical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment

9.2. EMC


- ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electro technical Standardization. (CENELEC), 1998




10. Packing

10.1. DEFINITION OF LABEL:

A. Panel Label:






Green mark description

(1) For Pb Free Product, AUO will add (b) for identification.

(2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)


B. Carton Label:



© Copyright AU Optronics Corp. 2013 All Rights Reserved.




10.2. PACKING METHODS:





Pallet and Shipment Information

			Packing		
	Item	Qty.	Dimension	Weight (kg)	Remark
1	Packing Box	6pcs/box	1041(L)mm*380(W)mm*420(H)mm	31.8	
2	Pallet	1 1150(L)mm*1070(W)mm*132(H)mm		14	
3	Boxes per Pallet	3boxes/layer;6			
4	Panels per Pallet	36pcs/pallet			
5	Pallet after packing	36pcs/pallet	1150(L)mm*1070(W)mm*972(H)mm	204.8	





11. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

11.1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for PID application
- (2) The spike noise causes the miss-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of LED depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - 1. Operating temperature: $0 \sim 40^{\circ}$ C
 - 2. Operating humidity: 10~90%
 - Display pattern: dynamic pattern (Real display).
 Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - (1) Suitable operating time: 24 hours a day or less.

(* The moving picture can be allowed for 24 hours a day)

- (2) Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
- (3) Periodically change background and character (image) color.
- (4) Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while

(4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.

(5)Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

11.5. Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.



- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see figure1, marked with red circle) sealed to comply with JIS D0207
- (2) Module users should design set with these holes used/sealed (if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet user's requirement.

