

Model Name: P550HVN06.8

Issue Date: 2024/04/02

() Preliminary Specifications

(*) Final Specifications

Customer Signature	Date	AUO	Date							
Approved By		Approval By PM Director CT Wu								
Note		Reviewed By RD Director Lamy Chen Reviewed By Project Leader Lance Lu Prepared By PM Sandy Hsu								



Contents

1.	General Description
2.	Absolute Maximum Ratings
3.	Optical Specification
4.	Interface Specification10
4.1	Input power10
4.2	Input Connection11
4.3	Input Data Format13
	4.3.1 Data mapping13
	4.3.2 Color Input Data Reference1
5.	Signal Timing Specification17
5.1	Input Timing17
5.2	Input interface characteristics19
5.2	.1 LVDS
5.3	Power Sequence for LCD2
6.	Backlight Specification22
6.1	Electrical specification22
6.2	Input Pin Assignment23
6.3	Power Sequence for Backlight2
7.	Mechanical Characteristics
8.	Reliability Test Items
9.	International Standard
9.1	Safety
9.2	EMC
10.	Packing
10.	1 Definition of Label
10.2	2 Packing Methods
11.	Precautions
11.1	1 Mounting Precautions
11.2	2 Operating Precautions
11.:	3 Operating Condition for Public Information Display
11.4	4 Electrostatic Discharge Control
11.	5 Precautions for Strong Light Exposure
11.0	6 Storage
11.7	7 Handling Precautions for Protection Film
11.8	3 Dust Resistance



Record of Revision

Version	Date	Page	Description							
0.0	2022/04/25		First Released							
0.1	2022/05/09	11	LCD connector revise PIN1~PIN4 to N.C.							
0.2	2022/12/1	27-28	Revised Mechanical drawing							
		32-33	Revise packing quantity 3pcs/box ➔ 5pcs/box							
0.3	2023/08/11	27-28	Update the color of drawing from SECC original color to black							
			Power Consumption (Typ): 226 \rightarrow 225							
			Inrush Current (Max): TBD →16							
			Control signal voltage (Hi, Max): 5.5 → 3.3							
1.0 204/02/28 22			External PWM Frequency (Min): 90 \rightarrow 120							
1.0	1.0 204/03/28 22		External PWM Frequency (Typ): 180 \rightarrow -							
			External PWM Frequency (Min): 240 → 960							
			DET status signal → remove							
			Jpdate Note							
		23	CI0114M1HRL-NH(CviLux): Pin11: DET → NC							
		27-28	Revised Mechanical drawing							



1. General Description

This specification applies to the 55 inch Color TFT-LCD Module P550HVN06.8. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 55 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

P550HVN06.8 has been designed to apply the 10-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important. To enhance the sunlight readability, special material(s) applied into this model are:

- 1. Liquid crystal: Advance wide temp LC (-40~110C)
- 2. Polarizer: Circular polarized wide temperature polarizer (95 $^{\circ}$ C)

* General Information

Items	Specification	Unit	Note
Active Screen Size	55	inch	
Display Area	1209.6(H) x 680.4(V)	mm	
Outline Dimension	1235.6(H) x 706.4(V) x 58.2(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1216(H) x 686.8(V)	mm	
Display Colors	10 bit (1.07 billion)	Colors	8 bit/10 bit selectable
Number of Pixels	1,920x1080	Pixel	
Pixel Pitch	0.63 (H) x 0.63 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare Low Reflection,		Haze 2.5%
	QWP, 3H		Reflectance $\leq 2\%$
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	50K	hours	See Chapter 6.1 for details




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)



Portrait (Front view)





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	-20	+60	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of ϕ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



_			Values				
Parame	eter	Symbol	Min.	Тур.	Max	Unit	Notes
Contras	st Ratio	CR	3200	4000			1
Surface	Surface Luminance (White)		2000	2500		cd/m ²	2
Luminance Variation		δ _{WHITE(9P)}			1.33		3
Response Time (G to G)		Τγ		8	16	ms	4
Color Gamut		NTSC		72		%	
Color C	oordinates						
	Red	Rx		0.646			
		Ry	-	0.338			
	Green	Gx	-	0.315			
		Gy	- 	0.620			
	Blue	Bx	тур0.03	0.152	Typ.+0.03		
		By	-	0.063			
	White	Wx	-	0.313			
		Wy	-	0.329			
Viewing	Angle						5
	x axis, right(φ=0°)	θr	85	89		degree	
	x axis, left(φ=180°)	θι	85	89		degree	
	y axis, up(φ=90°)	θι	85	89		degree	
	y axis, down (φ=270°)	θ _d	85	89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio=

Surface Luminance of L_{on5} Surface Luminance of L_{off5}

Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB} . = Typical value (with driver board), L_{WH} =Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

The variation in surface luminance, δ WHITE is defined (center of Screen) as:

 $\delta_{\text{WHITE(9P)}} = Maximum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}}) / Minimum(L_{\text{on1}}, L_{\text{on2}}, \dots, L_{\text{on9}})$

Response time T γ is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Measu	ured			Target									
Response Time		0%	25%	50%	75%	100%							
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%							
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%							
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%							
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%							
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%								

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated) The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".








FIG. 2 Luminance



Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





4. Interface Specification

4.1 Input power

The P550HVN06.8 module requires 2 power inputs(12-pin & 14-pin) which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	V _{DD}	10.8	12	13.2	V	1	
Power Supply Input Current	Black pattern		-	0.6	0.7	A	
	White pattern	IDD	-	0.6	0.7	А	
	H-strip pattern		-	0.8	1.0	А	2
	Black pattern		-	7.2	8.6	Watt	2
Power Consumption	White pattern	Pc	-	7.2	8.6	Watt	
	H-strip pattern		-	9.6	11.5	Watt	
Inrush Current	I _{RUSH}			2	А	3	


Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:


- (1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 °C
- (5) Power dissipation check pattern. (Only for power design)
- a. Black pattern

b. White pattern






c. H-Strip pattern



Note3. Measurement condition : Rising time = 400us






4.2 Input Connection

LCD connector: JAE FI-RE51S-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection (for AUO test	2	26	N.C.	No connection (for AUO	
I	N.C.	only. Do not connect)		20	N.C.	test only. Do not connect)	
2	N.C.	No connection (for AUO test	2	27	N.C.	No connection (for AUO	
Ζ	N.C.	only. Do not connect)		21	N.C.	test only. Do not connect)	
3	N.C.	No connection (for AUO test	2	00 0110 0		LVDS Channel 2 Signal 0	
3	N.C.	only. Do not connect)		28	CH2_0-	LVDS Channel 2, Signal 0-	
4	N.C.	No connection (for AUO test	2	29	CH2_0+	LVDS Channel 2, Signal 0+	
4	N.C.	only. Do not connect)		29			
		LVDS 8/10bit Input Selection					
5	BITSEL	Open/Low(GND) : 8bits		30	CH2_1-	LVDS Channel 2, Signal 1-	
		High(3.3V) : 10bits					
6	N.C.	No connection (for AUO test	2	31	CH2_1+	LVDS Channel 2, Signal 1+	
0	N.O.	only. Do not connect)	2	01			
7	LVDS_SEL	High(3.3V) for NS		32	CH2_2-	LVDS Channel 2, Signal 2-	
'		Open/Low(GND) for JEIDA		52			
8	N.C.	No connection (for AUO test	2	33	CH2_2+	LVDS Channel 2, Signal 2+	
0	N.O.	only. Do not connect)		00	0112_2		
9	N.C.	No connection (for AUO test	2	34	GND	Ground	
0	11.0.	only. Do not connect)		07		Ground	
10	N.C.	No connection (for AUO test	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
		only. Do not connect)					
	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
	CH1_0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
	CH1_0+	LVDS Channel 1, Signal 0+		38	CH2_3-	LVDS Channel 2, Signal 3-	
14	CH1_1-	LVDS Channel 1, Signal 1-		39	CH2_3+	LVDS Channel 2, Signal 3+	
15	CH1_1+	LVDS Channel 1, Signal 1+		40	CH2_4-	LVDS Channel 2, Signal 4-	
16	CH1_2-	LVDS Channel 1, Signal 2-		41	CH2_4+	LVDS Channel 2, Signal 4+	
17	CH1_2+	LVDS Channel 1, Signal 2+		42	GND	Ground	
18	GND	Ground		43	N.C.	No connection (for AUO	2
10	GND	Ground		43	N.C.	test only. Do not connect)	Z
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground		46	GND	Ground	
22	CH1 3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection (for AUO	2
22	СП_3-	LVDS Charliner 1, Signal 3-		47	N.C.	test only. Do not connect)	Z
23	CH1_3+	LVDS Channel 1, Signal 3+		48	Vaa	Power Supply, +12V DC	
23	UII_3*			40	Vdd	Regulated	
24	CH1_4-	IVDS Channel 1 Signal 4		40	\/	Power Supply, +12V DC	
24		LVDS Channel 1, Signal 4-		49	Vdd	Regulated	
25				50	\/	Power Supply, +12V DC	
25	CH1_4+	LVDS Channel 1, Signal 4+		50	V _{DD}	Regulated	
		· · · · ·		51	Vdd	Power Supply, +12V DC	
				51	V UU	Regulated	



Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
Low or OPEN	Jeida
High	NS

Input equivalent impedance of LVDE_SEL pin






4.3 Input Data Format


4.3.1 Data mapping

4.3.1.1 LVDS Option for 8bit

LVDS Option NS




Note: x = 1, 2, 3, 4...




Note: x = 1, 2, 3, 4...



4.3.1.2 LVDS Option for 10bit



Note: x = 1, 2, 3, 4...



LVDS Option JEIDA



4.3.2 Color Input Data Reference 4.3.2.1 Option for 8 bit

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

		Inp	Input Color Data																						
Color		RE	D							GR	EEI	N						BLUE							
00101		MS	MSB				LSB			MSB L				LS	SB	MS	В		LSB						
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
в																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE



4.3.2.2 Option for 10 bit

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

		Inp	ut C	Colo	or Da	ata																									
Color		RE	D									GF	REE	N								BL	UE								
COIOI		MS	B							L	SB	MS	SВ							LS	BB	MS	SB							L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	B7	B6	В5	Β4	B3	B2	.B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

COLOR DATA REFERENCE



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit	
	Period	Τv	1100	1125	1480	Th	
Vertical Section	Active	Tdisp (v)		1080			
	Blanking	Tblk (v)	20	45	400	Th	
	Period	Th	1030	1100	1325	Tclk	
Horizontal Section	Active	Tdisp (h)	960				
	Blanking	Tblk (h)	70	140	365	Tclk	
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz	
Vertical Frequency	Frequency	Fv	47	60	63	Hz	
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz	

Notes:


(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2 Signal Timing Waveform







5.2 Input interface characteristics 5.2.1 LVDS

	Parameter	Sumbol		Value		- Unit	Note
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	1
	Differential Input High Threshold Voltage	Vтн	+100		+300	mV _{DC}	1
	Differential Input Low Threshold Voltage	VTL	-300		-100	mV _{DC}	1
	Input Common Mode Voltage	VICM	1.1	1.25	1.4	V _{DC}	1
LVDS	Input Channel Pair Skew Margin	tskew (CP)	-500		+500	ps	2
Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz	tRMG	-0.4		0.4	ns	8
	Fclk = 65 MHz		-0.5		0.5		

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin






Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

Deveryoter	Cumb al		Unit	Note		
Parameter	Symbol	Min	Туре	Мах	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.3 Power Sequence for LCD



Devenueter		Values						
Parameter	Min.	Туре.	Max.	Unit				
t1	0.4		30	ms				
t2	0.1		50	ms				
t3	450			ms				
t4	0 ^{*1}			ms				
t5	0			ms				
t6			*2	ms				
t7	500			ms				
t8	20 ^{*3}		50	ms				
t9	0			ms				

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When User control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible




6. Backlight Specification

6.1 Electrical specification

	ltem	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	V	/DDB	-	22.8	24	25.2	V	-
2	Power Supply Input Current		IDDB	VDDB=24V	-	9.4	10.2	А	1
3	Power Consumption		Pddb	VDDB=24V	-	225	245	Watt	1
4	Inrush Current		Irush	VDDB=24V	-	-	16	А	2
5			Hi	VDDB=24V	2	-	3.3	V	-
5	Control signal voltage	Vsignal	Low	VDD - 24V	0	-	0.8	v	3
6	Control signal current		Signal	VDDB=24V	-	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	-	100	%	4
8	External PWM Frequency	F_	EPWM	VDDB=24V	120	-	960	Hz	4
9	Input Impedance		Rin	VDDB=24V	300			Kohm	-
10	LED MTTF	Ľ	TLED	-	50,000		-	Hr	5, 6

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: LED MTTF is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]

Note 6: MTTF is a reference index, it is not representative of warranty.



6.2 Input Pin Assignment

The module requires 2 power input .

LED Driver board connector:

CI0114M1HRL-NH(CviLux) or equivalent

CI0112M1HRL-NH(CviLux) or equivalent

CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	No connection	3
12	VBLON	BLU On-Off control:	1,2
13	NC	No connection	3
14	PDIM	External PWM	1,4

CI0112M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	



9	GND	Ground	
10	GND	Ground	
11	NC	No connection	3
12	NC	No connection	3

Note1. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-	3.3	V
Input Low Threshold Voltage	VIL	0	-	0.8	V

Note2. VBLON


Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note3. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

Note4. PDIM

PWM Dimming range:



External PWM function dimming ratio 0%~100%, Judge condition as below:


(1) Backlight module must be lighted ON normally.

(2) All protection function must work normally.

(3) Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%



6.3 Power Sequence for Backlight



Parameter	Min	Тур	Мах	Units
T1	20	-	-	ms ^{*1}
T2	250	-	-	ms
Т3	300			ms
T4	300	-	-	ms
T5	0	-	-	ms
Т6		-	1000	ms ^{*2}

Note 1: T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P550HVN06.8. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
Outline Dimension	Horizontal	1235.6	mm	
	Vertical	706.4	mm	
	Depth (min)	35.5	mm	to rear
	Depth (max)	58.2	mm	to driver board cover
Weight	15		Kg	




Front View





Back View





8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-20°C, 500hrs
3	High temperature operation test	3	60°C, 500hrs
4	High temperature and High humidity	3	60°C 75%, 500hrs
	operation (THB)		
5	Low temperature operation test	3	-20°C, 500hrs
6	Vibration test (With carton)	1 PKG	Random wave (1.04Grms 2~200Hz) Duration : X,Y,Z 20min per axes
7	Drop test (With carton)	1 PKG	Height: 20.0 cm Bottom flat 2 times (ASTMD4169-I)



9. International Standard

9.1 Safety

- (1) UL 62368-1 : Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (2) IEC 62368-1 : Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (3) EN 62368-1 : Audio/video, information and communication technology equipment Part 1: Safety requirements.

9.2 EMC


- ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998



10. Packing

10.1 Definition of Label

A. Panel Label:



Green mark description

(1) For Pb Free Product, ADP will add 🔊 & 🖼 for identification.

(2) For RoHs compatible products, ADP will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by ADP internal green team. (definition of green design follows the ADP green design checklist.)

B. Carton Label:

AUO Display Plus MODEL NO : P550HVN06.8 PART NO : 97D55P09.8XX AUO Corporation MODEL NO : P550HVN06.8 PART NO : 97.55P09.8XX	QTY: 5	RoHs Pb
CUSTOMER NO: XX		
CARTON NO:	*XXXXXX-XXX	




10.2 Packing Methods





Pallet and Shipment Information

	ltem	Specification	Deaking Domark		
		Qty.	Dimension	Weight (kg)	Packing Remark
1	Packing BOX	5pcs/box	1305mm*570mm*803mm	81.97	Box = 4.59 kg
					Cushion = 2.38kg
2	Pallet	1	1315mm*1150mm*138mm	17.1	
3	Boxes per Pallet				
4	Panels per Pallet	10 pcs/pallet			
	Pallet after packing	10	1315mm*1150mm*935mm	181.04	





11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1 Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2 Operating Precautions

- The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.
- (7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.



11.3 Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: -20~60°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).

Note) Long-term static display would cause image sticking.


- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day
 - (* The moving picture can be allowed for 24 hours a day)
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4 Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

11.5 Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.





11.6 Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7 Handling Precautions for Protection Film


- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8 Dust Resistance


- (1) AUO module dust test is conducted with marked areas (e.g., holes and slits around the front bezel and back cover) sealed to comply with JIS D0207.
- (2) To prevent particles from entering the module, please ensure the set has all the highlighted areas (holes and slits) adequately sealed or covered by set mechanism..
- (3) AUO's testing procedure cannot replicate all real world operation scenarios. It is up to the module user to apply the most appropriate dust resistance solution for its particular application



Figure 1.







Sealed on Slit Between Front Bezel and Back Cover



