

() Preliminary Specification

(V) Final Specification

Module	27" Color TFT-LCD
Model Name	P270QAN02.0

Customer	Date
_____	_____
Approved by	
_____	_____

Approved by	Date
<u>CT Wu</u>	<u>Dec., 2022</u>
Prepared by	Date
<u>Christy Hsu</u>	<u>Dec., 2022</u>
AU Optronics corporation	

Contents

1 Handling Precautions	6
2 General Description	7
2.1 Display Characteristics	7
2.2 Absolute Maximum Rating of Environment	9
2.3 Optical Characteristics	10
2.4 Mechanical Characteristics	14
3 TFT-LCD Module	15
3.1 Block Diagram	15
3.2 Interface Connection.....	16
3.2.1 Connector Type	16
3.2.2 Connector Pin Assignment.....	17
3.3 Electrical Characteristics.....	18
3.3.1 Absolute Maximum Rating	19
3.3.2 Recommended Operating Condition	19
3.4 Signal Characteristics	21
3.4.1 LCD Pixel Format	21
3.4.2 eDP Data Format.....	22
3.4.3 Color versus Input Data	22
3.4.4 eDP Specification (Follow as VESA Display Port Standard Version 1.1)	24
3.4.5 Input Timing Specification.....	28
3.4.6 Input Timing Diagram	30
3.5 Power ON/OFF Sequence.....	31
4 Backlight Unit.....	33
4.1 Block Diagram	33
4.2 Interface Connection	35
4.2.1 Connector Type	35
4.2.2 Connector Pin Assignment	36
4.3 Electrical Characteristics.....	38
4.3.1 Absolute Maximum Rating	38
4.3.2 Recommended Operating Condition	38
5 Reliability Test.....	40
6 Shipping Label.....	41
7 Mechanical Characteristics	43


8 Packing Specification	45
8.1 Packing Flow	45
8.2 Pallet and shipment information	46
9 Design Guide for System	46

Record of Revision

Version	Date	Page	Old description	New Description	Remark
0.0	2022/01/30	All		First editing _Preliminary	
0.1	2022/10/17	5	Support Color: 1.07M	Support Color: 1.07B	
		34,35		Update drawing.	
1.0	2022/12/20	34	Shipping Label	Shipping Label	
		37	8.1 Packing Flow	8.1 Packing Flow	



Note 6-1: For Pb Free products, AUO will add  for identification.
Note 6-2: For RoHS compatible products, AUO will add  for identification.
Note 6-3: For China RoHS compatible products, AUO will add  for identification.
Note 6-4: The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.
Note 6-5: To response ErP Lot5 regulation about "Cadmium (Cd) logo", display panel shall be labeled with additional new "Cd logo".



1 Handling Precautions

- 1) Since polarizer is easily damaged, do not touch or press the surface of polarizer with hand.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case a TFT-LCD Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lightbar edge. Otherwise the TFT-LCD Module may be damaged.
- 10) Insert or pull out the interface connector, be sure not to rotate nor tilt it of the TFT-LCD Module.
- 11) Do not twist nor bend the TFT -LCD Module even momentary. It should be taken into consideration that no bending/twisting forces are applied to the TFT-LCD Module from outside. Otherwise the TFT-LCD Module may be damaged.
- 12) Please avoid touching COF position while you are doing mechanical design.
- 13) When storing modules as spares for a long time, the following precaution is necessary: Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.

- 14) Do not apply the same pattern for a long time, it will enhance relevant defect.
- 15) When this reverse-type model(PCBA on bottom side) is used as forward-type model(PCBA on top side) , AUO can not guarantee any defects of LCM .

2 General Description

This specification applies to the 27 inch wide Color a-Si TFT-LCD Module P270QAN02.0. The display supports the Full HD - 3840(H) x 2160(V) screen format and 1.07B colors (RGB 8-bits+Hi_FRC). The input interface is 4 lane HBR2 and this module doesn't contain an driver board for backlight.


2.1 Display Characteristics

The following items are characteristics summary on the table under 25°Ccondition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	27"(26.96")
Active Area	[mm]	596.736 (H) x 335.664 (V)
Pixels H x V	-	3840(x3) x 2160

Pixel Pitch	[um]	155.4 (per one triad) ×155.4
Pixel Arrangement	-	R.G.B. Vertical Stripe. Source board at bottom <i>Note 2-1</i>
Display Mode	-	AHVA Mode(Advanced Hyper-Viewing Angle) , Normally Black
White Luminance (Center)	[cd/m ²]	400(Typ.)
HDR PEAK White Luminance (Center)	[cd/m ²]	400 (min.)
Contrast Ratio	-	1000 (Typ.)
Response Time	[msec]	14 (Typ., GTG)
Power Consumption (LCD Module + Backligh unit)	[Watt]	31.1W(Typ.) LCD module : PDD (Typ.)= 4.4 @ White pattern,Fv=60Hz Backlight unit : P _{BLU} (Typ.) =26.7 W @Is=65 mA
HDR PEAK Power Consumption (LCD Module + Backligh unit)	[Watt]	35.7(Typ.) LCD module : PDD (Typ.)= 4.4 @ White pattern,Fv=60Hz Backlight unit : P _{BLU} (Typ.) =31.3 W @Is=75 mA
Weight	[Grams]	2690+/-130
Outline Dimension	[mm]	608.92(H) × 355.3(V) × 14.8 (D) Typ.
Electrical Interface	-	4 lane HBR2
Support Color	-	1.07B colors (RGB 8-bits + Hi_FRC)
Surface Treatment	-	Hard Coating
Temperature Range		
Operating	[°C]	0 to +50
Storage (Shipping)	[°C]	-20 to +60
RoHS Compliance	-	RoHS Compliance
TCO Compliance	-	TCO 8.0 Compliance

Note 2-1: The following shows the figure of pixel arrangement



Source


2.2 Absolute Maximum Rating of Environment

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min.	Max.	Unit	Remark
TOP	Operating Temperature	0	+50	[°C]	<i>Note 2-2</i>
TGS	Glass surface temperature (operation)	0	+65	[°C]	<i>Note 2-2</i> <i>Function judged only</i>
HOP	Operation Humidity	5	90	[%RH]	<i>Note 2-2</i>
TST	Storage Temperature	-20	+60	[°C]	
HST	Storage Humidity	5	90	[%RH]	

Note 2-2: Temperature and relative humidity range are shown as the below figure.

1. 90% RH Max ($T_a \leq 39^\circ\text{C}$)
2. Max wet-bulb temperature at 39°C or less. ($T_a \leq 39^\circ\text{C}$)
3. No condensation



Operating Range



Storage Range



2.3 Optical Characteristics

The optical characteristics are measured on the following test condition.


Test Condition:

1. Equipment setup: Please refer to **Note 2-3**.
2. Panel Lighting time: 30 minutes
3. VDD=10.0V, Fv=60Hz, Ta=25°C

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
L_w	White Luminance (Center of screen)		320	400	-	[cd/m ²]	Note 2-3 Note 2-4 Note 2-10 By SR-3
L_{wp}	HDR PEAK White Luminance (Center of screen)		400	-	-	[cd/m ²]	Note 2-3 Note 2-5 By SR-3
L_{uni}	Luminance Uniformity (9 points)		75	80	-	[%]	Note 2-6 By SR-3
CR	Contrast Ratio (Center of screen)		600	1000	-	-	Note 2-7 By SR-3
θ_R	Horizontal Viewing Angle (CR=10)	Right	75	89		[degree]	Note 2-8 By SR-3
θ_L		Left	75	89			
Φ_H	Vertical Viewing Angle (CR=10)	Up	75	89			
Φ_L		Down	75	89			
θ_R	Horizontal Viewing Angle (CR=5)	Right	75	89			
θ_L		Left	75	89			
Φ_H	Vertical Viewing Angle (CR=5)	Up	75	89			
Φ_L		Down	75	89			
T_F		Falling Time	75	89			
-		Rising + Falling	75	89			
T_{GTG}	Response Time	Gray To Gray	-	14	-	[msec]	Note 2-9 By TRD-100
R_x	Color Coordinates (CIE 1931)	Red x	0.657	0.687	0.717	-	By SR-3
R_y		Red y	0.279	0.309	0.339		
G_x		Green x	0.183	0.213	0.243		
G_y		Green y	0.700	0.730	0.760		

B _x		Blue x	0.118	0.148	0.178		
B _y		Blue y	0.022	0.052	0.082		
W _x		White x	0.283	0.313	0.343		
W _y		White y	0.299	0.329	0.359		
R _{u'}	Color Coordinates (CIE 1976)	Red u'	-	0.515	-	-	By SR-3
R _{v'}		Red v'	-	0.521	-		
G _{u'}		Green u'	-	0.075	-		
G _{v'}		Green v'	-	0.580	-		
B _{u'}		Blue u'	-	0.177	-		
B _{v'}		Blue v'	-	0.140	-		
W _{u'}		White u'	-	0.198	-		
W _{v'}		White v'	-	0.468	-		
Adobe RGB (CIE 1931) Coverage ratio			-	99.5	-	[%]	By SR-3
DCI-P3 (CIE1976) Coverage ratio			-	99.1	-	[%]	By SR-3

Note 2-3: Equipment setup :



Note 2-4 LED current condition $I_s=65$ mA.


Note 2-5: LED current condition $I_{sp}=75$ mA.

Note 2-6: Luminance Uniformity Measurement

Definition:

$$\text{Luminance Uniformity} = \frac{\text{Minimum Luminance of 9 Points (P1 ~ P9)}}{\text{Maximum Luminance of 9 Points (P1 ~ P9)}}$$

a. Test pattern: White Pattern



Note 2-7: Contrast Ratio Measurement

Definition:

$$\text{Contrast Ratio} = \frac{\text{Luminance of White pattern}}{\text{Luminance of Black pattern}}$$


a. Measured position: Center of screen (P5) & perpendicular to the screen
($\theta = \Phi = 0^\circ$)

Note 2-8: Viewing angle measurement


Definition: The angle at which the contrast ratio is greater than 10 & 5 .

a. Horizontal view angle: Divide to left & right (θ_L & θ_R)

Vertical view angle: Divide to up & down (Φ_H & Φ_L)



Note 2-9: Response time measurement



The output signals of photo detector are measured when the input signals are changed from “Gray level A” to “Gray level B” (falling time, T_f), and from “Gray level B” to “Gray level A” (rising time, T_r), respectively. The response time is interval between the 10% and 90% of optical response.

$$T_{TR} + T_{TF} = 14 \text{ msec (typ.)}$$

Note 2-10: Evaluation test and mass production inspection shall be applied with LED current I_s White Luminance condition if there is not specified condition.

2.4 Mechanical Characteristics


Symbol	Description	Min.	Max.	Unit	Remark
P _{bc}	Backside Compression	2.5	-	[Kgf]	Note 2-11

Note 2-11: Test Method:

The point is at a distance from right-downside 25mm x 25mm defined as the Start Point of Measure Points, and the point is at a distance 25mm from left-side & around 10mm from PCB defined as the End Point.

Align 50mm x 50mm block from Start Point on the Bezel Back, and the corners of each block are Measure Points.


If the distance from the last block to each side of the End Point ≥ 25 mm, add other blocks to make sure that most area of Bezel Back can be measured.



3 TFT-LCD Module

3.1 Block Diagram

The following shows the block diagram of the 27inch Color TFT-LCD Module.




3.2 Interface Connection

3.2.1 Connector Type

TFT-LCD Connector	Manufacturer	JAE	STM
	Part Number	HD2S030HA2	MSAK24025P30M
Mating Connector	Manufacturer	IPEX or Compatible	
	Part Number	IPEX 20453-030T	

3.2.2 Connector Pin Assignment

PIN #	Symbol	Description	Remark
1	VDD	Power +10V	
2	VDD	Power +10V	
3	VDD	Power +10V	
4	VDD	Power +10V	
5	VDD	Power +10V	
6	N.C.	No connection	
7	N.C.	No connection (for AUO test only. Do not	
8	N.C.	No connection (for AUO test only. Do not	
9	N.C.	No connection (for AUO test only. Do not	
10	GND	Ground	
11	HPD	Hot plug detection	
12	GND	Ground	
13	1st AUX_CH_N	Negative AUX Channel differential data input	
14	1st AUX_CH_P	Positive AUX Channel differential data input	
15	GND	Ground	
16	1st Lane0_P	Positive eDP differential data input	
17	1st Lane0_N	Negative eDP differential data input	
18	GND	Ground	
19	1st Lane1_P	Positive eDP differential data input	
20	1st Lane1_N	Negative eDP differential data input	
21	GND	Ground	
22	1st Lane2_P	Positive eDP differential data input	
23	1st Lane2_N	Negative eDP differential data input	
24	GND	Ground	
25	1st Lane3_P	Positive eDP differential data input	
26	1st Lane3_N	Negative eDP differential data input	
27	GND	Ground	
28	N.C.	No connection (for AUO test only. Do not	
29	N.C.	No connection (for AUO test only. Do not	
30	NC/GND	No connection (for AUO test only. Do not	



3.3 Electrical Characteristics

3.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min	Max	Unit	Remark
VDD	Power Supply Input Voltage	GND-0.3	12	[Volt]	Ta=25°C

3.3.2 Recommended Operating Condition

Symbol	Item		Min.	Typ.	Max.	Unit	Note
VDD	Power Supply Input Range		9.5	10	10.5	[Volt]	
IDD	Current of Power Supply@60Hz	White	-	0.44	0.53	[A]	Note3-1
		Black	-	0.39	0.47	[A]	
		H-stripe	-	1.17	1.41	[A]	
	Current of Power Supply@62Hz	White	-	0.45	0.54	[A]	
		Black	-	0.4	0.48	[A]	
		H-stripe	-	1.2	1.44	[A]	
PDD	VDD Power Consumption@60Hz		-	4.4	5.3	[Watt]	White
	VDD Power Consumption@62Hz		-	12	14.4	[Watt]	H-stripe
IRUSH	Inrush current		-	-	3	[A]	Note3-2
VDDrp	Allowable VDD Ripple Voltage				500	[mV]	VDD=10.0V, White Pattern @Maxi Frame rate


Note 3-1: Test Condition:

- (1) V_{DD} = Typical, (2) Temperature = 25 °C
- (3) Power dissipation check pattern. (Only for power design)



A. White



B. Black





C. H-Stripe



Note 3-2: Inrush Current measurement:

Test circuit:




The duration of VDD rising time: 470us.

3.4 Signal Characteristics

3.4.1 LCD Pixel Format

Following figure shows the relationship between the input signals and LCD pixel format.



Note 3-3: The module use 4-Lanes eDP interface.

1st port:

1st Lane0 : 1+4n pixel

1st Lane1 : 2+4n pixel

1st Lane2 : 3+4n pixel

1st Lane3 : 4+4n pixel

3.4.2 eDP Data Format

1st Lane0	1st Lane1	1st Lane2	1st Lane3
R1-9:0	R2-9:0	R3-9:0	R4-9:0
G1-9:0	G2-9:0	G3-9:0	G4-9:0
B1-9:0	B2-9:0	B3-9:0	B4-9:0
R5-9:0	R6-9:0	R7-9:0	R8-9:0
G5-9:0	G6-9:0	G7-9:0	G8-9:0
B5-9:0	B6-9:0	B7-9:0	B8-9:0
R9-9:0	R10-9:0	R11-9:0	R12-9:0
G9-9:0	G10-9:0	G11-9:0	G12-9:0
B9-9:0	B10-9:0	B11-9:0	B12-9:0
.....			
R3837-9:0	R3838-9:0	R3839-9:0	R3840-9:0
G3837-9:0	G3838-9:0	G3839-9:0	G3840-9:0
B3837-9:0	B3838-9:0	B3839-9:0	B3840-9:0

3.4.3 Color versus Input Data

The following table is for color versus input data (10 bits). The higher the gray level, the brighter the color.

Color	Gray Level	Color Input Data																														Remark	
		RED data (MSB:R9,LSB:R0)										GREEN data (MSB:G9,LSB:G0)										BLUE data (MSB:B9,LSB:B0)											
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0		
Black	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
White	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
LS11	-	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	
Red	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L1023	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Green	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L1023	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	
Blue	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L1023	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	

3.4.4 eDP Specification (Follow as VESA Display Port Standard Version 1.1)

a. DisplayPort main link signal:

DisplayPort main link					
		Min	Typ	Max	unit
Frequency	Main link Frequency	-	5.4	-	Gbps
UI	Unit Interval	-	185	-	ps
VCM	RX input DC Common Mode Voltage	-	0	-	[Volt]
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	70(HBR2)	-	-	[mVolt]
Down_Spread_Freq	Link clock down spread frequency	30	-	33	KHz
Down_Spread_Amplitude	Link clock down spread amplitude	-	-	0.5	%

Point	Time (UI)	Voltage (V)
1	0.310	0
2	0.375~0.625	35mV
3	0.690	0
4	0.375~0.625	-35mV

Figure 5.55.2 Downstream Device EYE Mask at Receiver Connector for HBR2






Figure 5.55.1 Downstream Device EYE Mask at Receiver Connector Pins



b. DisplayPort AUX_CH signal:

DisplayPort AUX_CH					
		Min	Typ	Max	unit
VCM	AUX DC Common Mode Voltage	0	-	2.0	[Volt]
VDiff _{P-P}	AUX Peak-to-peak voltage at a receiving device	0.27	-	1.36	[Volt]

Differential AUX+ , AUX-
Which is Display port AUX_CH



c. DisplayPort VHPD signal:

Display Port VHPD					
		Min	Typ	Max	unit
VHPD	HPD Voltage	2.25	-	3.6	[Volt]

d. Intra-Pair skew

LRX-SKEW-INTRA_PAIR					
		Min	Typ	Max	unit
LRX-SKEW-INTRA_PAIR	Lane Intra-pair Skew Tolerance	-	-	50	[ps]

e. Inter-Pair Skew

LRX-SKEW-INTER_PAIR					
---------------------	--	--	--	--	--

		Min	Typ	Max	unit
LRX-SKE W-INTER _PAIR	Lane-to-Lane Skew at RX package pins	-	-	5200	[ps]

3.4.5 Input Timing Specification

The input timing is shown as the following table.

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
Tv	Vertical Section	Period	2220	2222	2268	Th	
Tdisp (v)		Active	2160	2160	2160	Th	
Tblk (v)		Blanking	60	62	108	Th	
Fv		Frequency	50	60	62	Hz	Note 3-6 Note 3-7
Th	Horizontal Section	Period	3968	4000	4032	Tclk	
Tdisp (h)		Active	3840	3840	3840	Tclk	
Tblk (h)		Blanking	128	160	192	Tclk	
Fh		Frequency	111.0	133.3	138.9	KHz	Note 3-4
Tclk	LVDS Clock	Period	1.81	1.88	2.27	ns	1/Fclk
Fclk		Frequency	440.4	533.3	551.1	MHz	Note 3-5
Link Rate per Lane			5.4			Gbps	

Note 3-4: The equation is listed as following. Please don't exceed the above recommended value.

$$Fh (\text{Min.}) = Fclk (\text{Min.}) / Th (\text{Min.})$$

$$Fh (\text{Typ.}) = Fclk (\text{Typ.}) / Th (\text{Typ.})$$

$$Fh (\text{Max.}) = Fclk (\text{Max.}) / Th (\text{Min.})$$

Note 3-5: The equation is listed as following. Please don't exceed the above recommended value.

$$Fclk (\text{Typ.}) = Fv (\text{Typ.}) \times Th (\text{Typ.}) \times Tv (\text{Typ.})$$


$$Fclk (\text{Min.}) \leq Fv \times Th \times Tv \leq Fclk (\text{Max.})$$

Note 3-6: The equation is listed as following. Please don't exceed the above recommended value.

$$Fv = Fclk(\text{Typ.}) / (Tv \times Th)$$


3.4.6 Input Timing Diagram

(Lane0~4 eDP data:1, 2, 3, 4)



3.5 Power ON/OFF Sequence

VDD power, eDP signal and backlight on/off sequence are as following. eDP signals from any system shall be Hi-Z state when VDD is off.



Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
T1	0.5	-	10	[ms]	
T2	0	-	200	[ms]	
T3	0	-	-	[ms]	Note 3-8
T4	500	-	-	[ms]	
T5	100	-	-	[ms]	
T6	0		50	[ms]	Note 3-9 Note 3-10
T7	0	-	200	[ms]	Note 3-10 Note 3-11

T8	1000	-	-	[ms]	
----	------	---	---	------	--

Note 3-8: During T3 period , eDP link training time by customer's system.

Note 3-9: Recommend setting T6 = 0ms to avoid electronic noise when VDD is off.


Note 3-10: During T6 and T7 period , please keep the level of input eDP signals with Hi-Z state


Note 3-11: Voltage of VDD must decay smoothly after power-off.(customer system decide this value)

4 Backlight Unit

4.1 Block Diagram

The following shows the block diagram of the 27 inch Backlight Unit. And it includes 72 pcs LED in the LED light bar. (8 strings and 9 pcs LED of one string).






4.2 Interface Connection

4.2.1 Connector Type


Backlight Connector	Manufacturer	CviLux
	Part Number	CI1406M1HRN-NH
Mating Connector	Manufacturer	CviLux
	Part Number	CI1406SL000-NH

Backlight Connector dimension:

H x V x D=7.9 x 3.05x 4.25 ,Pitch =1.0(unit=mm)



Mating Connector dimension:




4.2.2 Connector Pin Assignment

Connector1:

Pin#	Symbol	Description	Remark
1	Ch1	LED Current Feedback Terminal (Channel 1)	
2	Ch2	LED Current Feedback Terminal (Channel 2)	
3	V _{SLED}	LED Power Supply Voltage Input Terminal	
4	V _{SLED}	LED Power Supply Voltage Input Terminal	
5	Ch3	LED Current Feedback Terminal (Channel 3)	
6	Ch4	LED Current Feedback Terminal (Channel 4)	

Connector2 :

Pin#	Symbol	Description	Remark
1	Ch5	LED Current Feedback Terminal (Channel 5)	
2	Ch6	LED Current Feedback Terminal (Channel 6)	
3	V _{SLED}	LED Power Supply Voltage Input Terminal	
4	V _{SLED}	LED Power Supply Voltage Input Terminal	
5	Ch7	LED Current Feedback Terminal (Channel 7)	
6	Ch8	LED Current Feedback Terminal (Channel 8)	



Pin 1

4.3 Electrical Characteristics

4.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

(Ta=25°C)

Symbol	Description	Min	Max	Unit	Remark
Is	LED String Current	0	120	[mA]	100% duty ratio


4.3.2 Recommended Operating Condition

(Ta=25°C)

Symb	Description	Min.	Typ.	Max.	Unit	Remark
Is	LED String Current	-	65	71.5	[mA]	100% duty ratio of LED chip, <i>Note 4-6</i>
IsP	HDR PEAK LED String Current		75			100% duty ratio of LED chip, <i>Note 4-6</i>
Vs	LED String Voltage	48.6	51.3	54.9	[Volt]	Is=65mA @ 100% duty ratio; <i>Note 4-1, Note 4-5, Note 4-7</i>
VsP	HDR PEAK LED String Voltage	49.5	52.2	55.8		Is=75mA @ 100% duty ratio; <i>Note 4-1, Note 4-5, Note 4-7</i>
ΔVs	Maximum Vs Voltage Deviation of light bar	-	-	1.8	[Volt]	Is=65mA @ 100% duty ratio; <i>Note 4-2</i>
P _{BLU}	LED Light Bar Power Consumption	-	26.7	28.5	[Watt]	<i>Note 4-3</i>
P _{BLUP}	HDR PEAK LED Light Bar Power Consumption		31.3	33.5		<i>Note 4-3</i>
LT _{LED}	LED Life Time	30,000	-	-	[Hour]	<i>Note 4-4</i>
OVP	Over Voltage Protection in system board	110% Vsmax	-	-	[Volt]	<i>Note 4-5</i>

Note 4-1: $V_s (\text{Typ.}) = V_F (\text{Typ.}) \times \text{LED No. (one string)}$;

- V_F : LED chip forward voltage, $V_F (\text{Min.})=5.4\text{V}$, $V_F (\text{Typ.})=5.7\text{V}$, $V_F (\text{Max.})=6.1\text{V}$
- The same equation to calculate $V_s (\text{Min.})$ & $V_s (\text{Max.})$ for respective $V_F (\text{Min.})$ & $V_F (\text{Max.})$;
- V_{FP} : LED chip forward voltage, $V_{FP} (\text{Min.})= 5.5\text{V}$, $V_{FP} (\text{Typ.})= 5.8\text{V}$, $V_{FP} (\text{Max.})= 6.2\text{V}$
- The same equation to calculate $V_{SP} (\text{Min.})$ & $V_{SP} (\text{Max.})$ for respective $V_{FP} (\text{Min.})$ & $V_{FP} (\text{Max.})$;[C]



Note 4-2: $\Delta V_s (\text{Max.}) = \Delta V_F \times \text{LED No. (one string)}$;

- ΔV_F : LED chip forward voltage deviation; (0.2 V , each Bin of LED V_F)

Note 4-3: $P_{BLU} (\text{Typ.}) = V_s (\text{Typ.}) \times I_s (\text{Typ.}) \times 8$; (8 is total String No. of LED Light bar)

$$P_{BLU} (\text{Max.}) = V_s (\text{Max.}) \times I_s (\text{Typ.}) \times 8 ;$$

- The same equation to calculate $P_{BLUP} (\text{Typ.})$ & $P_{BLUP} (\text{Max.})$ for respective $P_{BLU} (\text{Typ.})$ & $P_{BLU} (\text{Max.})$;

Note 4-4: Definition of life time:

- Brightness of LED becomes to 50% of its original value
- Test condition: $I_s = 65\text{mA}$ and 25°C (Room Temperature)

Note 4-5: Recommendation for LED driver power design:

Due to there are electrical property deviation in LED & monitor set system component after long time operation. AUO strongly recommend the design value of LED driver board OVP (over voltage protection) should be 10% higher than max. value of LED string voltage (V_s) at least.

Note 4-6: AUO strongly recommend "Analog Dimming" method for backlight brightness control for Wavy Noise Free. Otherwise, recommend that Dimming Control Signal

(PWM Signal) should be synchronized with Frame Frequency.

Note 4-7: Ensure that the LED light bar is not subjected either forward or reverse voltage while monitor set is on standby mode or not in use.

5 Reliability Test

AUO reliability test items are listed as following table. (*Bare Panel only*)

Items	Condition	Remark
Temperature Humidity Bias (THB)	Ta= 50°C 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50°C 50%RH, 300hours	
Low Temperature Operation	Ta= 0°C 300hours	
High Temperature Storage (HTS)	Ta= 60°C 300hours	
Low Temperature Storage (LTS)	Ta= -20°C 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Random Frequency: 10 - 200 Hz Scan 30 Minutes, 1 Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Scan 10 Minutes, 3 Axis (X, Y, Z)	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	<i>Note 5-1</i>
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 15KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	<i>Note 5-2</i>
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	

Altitude Test	Operation:18,000 ft Non-Operation:40,000 ft	
---------------	--	--

- Note 5-1:* a. A cycle of rapid temperature change consists of varying the temperature from -20°C to 60°C and back again. Power is not applied during the test.
b. After finish temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 5-2: EN61000-4-2, ESD class B: Certain performance degradation allowed

- No data lost
- Self-recoverable
- No hardware failures.

ESD discharged points should avoid display area and periphery front bezel of display area. Suggest points were 4 side parallel edge of display area surface. Metal front bezel must cover half area of BM (black matrix), and metal front bezel must connect with metal back bezel to protect source IC of panel by ESD damaged.

Note 5-3 : Result Evaluation Criteria:

TFT-LCD panels test should take place after gradually cooling enough at room temperature

In the normal application, there should be no particular problems that may affect the display function.

6 Shipping Label

The label is on the panel as shown below:



Note 6-1: For Pb Free products, AUO will add  for identification.

Note 6-2: For RoHS compatible products, AUO will add  for identification.


Note 6-3: For China RoHS compatible products, AUO will add  for identification.


Note 6-4: The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.

Note 6-5: To response ErP Lot5 regulation about "Cadmium (Cd) logo", display panel shall be labeled with additional new "Cd logo"

6.2 Carton Label


AUO Display Plus	QYT: 8		
MODEL NO: P270QAN02.0			
PART NO: 97D27P08.000			
AUO Corporation			
MODEL NO: P270QAN02.0			
PART NO: 97.27P08.000			
CUSTOMER NO: XXXXX-XXXXX-XXXXX			
CARTON NO:			
Made in XXXXX	*XXXXXX-XXXXXXXXXX*		





8 Packing Specification

8.1 Packing Flow




8.2 Pallet and shipment information

Item	Specification			Remark
	Q'ty	Dimension	Weight(kg)	
Panel	1	608.92(H)mm × 355.3(V)mm × 12(D)mm	2.69	
Cushion	1	-	1.7	
Box	1	702(L)mm × 264(W)mm × 456(H)mm	1.2	without Panel & cushion
Packing Box	8 pcs/Box	702(L)mm × 264(W)mm × 456(H)mm	23.86	with panel & cushion & Box
Pallet	1	1070(L)mm × 740(W)mm × 132(H)mm	14.80	
Pallet after Packing	8 boxes/pallet	1070(L)mm × 740(W)mm × 1086(H)mm	205.68	

9 Design Guide for System

9.1 The gap between LCM and system rear bracket should be bigger than 0.5mm.

9.2 The system bracket should be fixed on back cover firmly.



9.3 The EMI gasket should be uniform and not push panel strongly.

